mirror of
https://github.com/torvalds/linux.git
synced 2024-11-19 02:21:47 +00:00
bc449e5312
GPIO_E-[5,9] pin functionality was defined incorrectly. The patch corrects and adds missing pins. Signed-off-by: Jassi Brar <jassi.brar@samsung.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: Ben Dooks <ben-linux@fluff.org>
817 lines
25 KiB
C
817 lines
25 KiB
C
/* arch/arm/mach-s3c2410/include/mach/regs-gpio.h
|
|
*
|
|
* Copyright (c) 2003-2004 Simtec Electronics <linux@simtec.co.uk>
|
|
* http://www.simtec.co.uk/products/SWLINUX/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* S3C2410 GPIO register definitions
|
|
*/
|
|
|
|
|
|
#ifndef __ASM_ARCH_REGS_GPIO_H
|
|
#define __ASM_ARCH_REGS_GPIO_H
|
|
|
|
#include <mach/gpio-nrs.h>
|
|
|
|
#ifdef CONFIG_CPU_S3C2400
|
|
#define S3C24XX_GPIO_BASE(x) S3C2400_GPIO_BASE(x)
|
|
#define S3C24XX_MISCCR S3C2400_MISCCR
|
|
#else
|
|
#define S3C24XX_GPIO_BASE(x) S3C2410_GPIO_BASE(x)
|
|
#define S3C24XX_MISCCR S3C24XX_GPIOREG2(0x80)
|
|
#endif /* CONFIG_CPU_S3C2400 */
|
|
|
|
|
|
/* S3C2400 doesn't have a 1:1 mapping to S3C2410 gpio base pins */
|
|
|
|
#define S3C2400_BANKNUM(pin) (((pin) & ~31) / 32)
|
|
#define S3C2400_BASEA2B(pin) ((((pin) & ~31) >> 2))
|
|
#define S3C2400_BASEC2H(pin) ((S3C2400_BANKNUM(pin) * 10) + \
|
|
(2 * (S3C2400_BANKNUM(pin)-2)))
|
|
|
|
#define S3C2400_GPIO_BASE(pin) (pin < S3C2410_GPIO_BANKC ? \
|
|
S3C2400_BASEA2B(pin)+S3C24XX_VA_GPIO : \
|
|
S3C2400_BASEC2H(pin)+S3C24XX_VA_GPIO)
|
|
|
|
|
|
#define S3C2410_GPIO_BASE(pin) ((((pin) & ~31) >> 1) + S3C24XX_VA_GPIO)
|
|
#define S3C2410_GPIO_OFFSET(pin) ((pin) & 31)
|
|
|
|
/* general configuration options */
|
|
|
|
#define S3C2410_GPIO_LEAVE (0xFFFFFFFF)
|
|
#define S3C2410_GPIO_INPUT (0xFFFFFFF0) /* not available on A */
|
|
#define S3C2410_GPIO_OUTPUT (0xFFFFFFF1)
|
|
#define S3C2410_GPIO_IRQ (0xFFFFFFF2) /* not available for all */
|
|
#define S3C2410_GPIO_SFN2 (0xFFFFFFF2) /* bank A => addr/cs/nand */
|
|
#define S3C2410_GPIO_SFN3 (0xFFFFFFF3) /* not available on A */
|
|
|
|
/* register address for the GPIO registers.
|
|
* S3C24XX_GPIOREG2 is for the second set of registers in the
|
|
* GPIO which move between s3c2410 and s3c2412 type systems */
|
|
|
|
#define S3C2410_GPIOREG(x) ((x) + S3C24XX_VA_GPIO)
|
|
#define S3C24XX_GPIOREG2(x) ((x) + S3C24XX_VA_GPIO2)
|
|
|
|
|
|
/* configure GPIO ports A..G */
|
|
|
|
/* port A - S3C2410: 22bits, zero in bit X makes pin X output
|
|
* S3C2400: 18bits, zero in bit X makes pin X output
|
|
* 1 makes port special function, this is default
|
|
*/
|
|
#define S3C2410_GPACON S3C2410_GPIOREG(0x00)
|
|
#define S3C2410_GPADAT S3C2410_GPIOREG(0x04)
|
|
|
|
#define S3C2400_GPACON S3C2410_GPIOREG(0x00)
|
|
#define S3C2400_GPADAT S3C2410_GPIOREG(0x04)
|
|
|
|
#define S3C2410_GPA0_ADDR0 (1<<0)
|
|
|
|
#define S3C2410_GPA1_ADDR16 (1<<1)
|
|
|
|
#define S3C2410_GPA2_ADDR17 (1<<2)
|
|
|
|
#define S3C2410_GPA3_ADDR18 (1<<3)
|
|
|
|
#define S3C2410_GPA4_ADDR19 (1<<4)
|
|
|
|
#define S3C2410_GPA5_ADDR20 (1<<5)
|
|
|
|
#define S3C2410_GPA6_ADDR21 (1<<6)
|
|
|
|
#define S3C2410_GPA7_ADDR22 (1<<7)
|
|
|
|
#define S3C2410_GPA8_ADDR23 (1<<8)
|
|
|
|
#define S3C2410_GPA9_ADDR24 (1<<9)
|
|
|
|
#define S3C2410_GPA10_ADDR25 (1<<10)
|
|
#define S3C2400_GPA10_SCKE (1<<10)
|
|
|
|
#define S3C2410_GPA11_ADDR26 (1<<11)
|
|
#define S3C2400_GPA11_nCAS0 (1<<11)
|
|
|
|
#define S3C2410_GPA12_nGCS1 (1<<12)
|
|
#define S3C2400_GPA12_nCAS1 (1<<12)
|
|
|
|
#define S3C2410_GPA13_nGCS2 (1<<13)
|
|
#define S3C2400_GPA13_nGCS1 (1<<13)
|
|
|
|
#define S3C2410_GPA14_nGCS3 (1<<14)
|
|
#define S3C2400_GPA14_nGCS2 (1<<14)
|
|
|
|
#define S3C2410_GPA15_nGCS4 (1<<15)
|
|
#define S3C2400_GPA15_nGCS3 (1<<15)
|
|
|
|
#define S3C2410_GPA16_nGCS5 (1<<16)
|
|
#define S3C2400_GPA16_nGCS4 (1<<16)
|
|
|
|
#define S3C2410_GPA17_CLE (1<<17)
|
|
#define S3C2400_GPA17_nGCS5 (1<<17)
|
|
|
|
#define S3C2410_GPA18_ALE (1<<18)
|
|
|
|
#define S3C2410_GPA19_nFWE (1<<19)
|
|
|
|
#define S3C2410_GPA20_nFRE (1<<20)
|
|
|
|
#define S3C2410_GPA21_nRSTOUT (1<<21)
|
|
|
|
#define S3C2410_GPA22_nFCE (1<<22)
|
|
|
|
/* 0x08 and 0x0c are reserved on S3C2410 */
|
|
|
|
/* S3C2410:
|
|
* GPB is 10 IO pins, each configured by 2 bits each in GPBCON.
|
|
* 00 = input, 01 = output, 10=special function, 11=reserved
|
|
|
|
* S3C2400:
|
|
* GPB is 16 IO pins, each configured by 2 bits each in GPBCON.
|
|
* 00 = input, 01 = output, 10=data, 11=special function
|
|
|
|
* bit 0,1 = pin 0, 2,3= pin 1...
|
|
*
|
|
* CPBUP = pull up resistor control, 1=disabled, 0=enabled
|
|
*/
|
|
|
|
#define S3C2410_GPBCON S3C2410_GPIOREG(0x10)
|
|
#define S3C2410_GPBDAT S3C2410_GPIOREG(0x14)
|
|
#define S3C2410_GPBUP S3C2410_GPIOREG(0x18)
|
|
|
|
#define S3C2400_GPBCON S3C2410_GPIOREG(0x08)
|
|
#define S3C2400_GPBDAT S3C2410_GPIOREG(0x0C)
|
|
#define S3C2400_GPBUP S3C2410_GPIOREG(0x10)
|
|
|
|
/* no i/o pin in port b can have value 3 (unless it is a s3c2443) ! */
|
|
|
|
#define S3C2410_GPB0_TOUT0 (0x02 << 0)
|
|
#define S3C2400_GPB0_DATA16 (0x02 << 0)
|
|
|
|
#define S3C2410_GPB1_TOUT1 (0x02 << 2)
|
|
#define S3C2400_GPB1_DATA17 (0x02 << 2)
|
|
|
|
#define S3C2410_GPB2_TOUT2 (0x02 << 4)
|
|
#define S3C2400_GPB2_DATA18 (0x02 << 4)
|
|
#define S3C2400_GPB2_TCLK1 (0x03 << 4)
|
|
|
|
#define S3C2410_GPB3_TOUT3 (0x02 << 6)
|
|
#define S3C2400_GPB3_DATA19 (0x02 << 6)
|
|
#define S3C2400_GPB3_TXD1 (0x03 << 6)
|
|
|
|
#define S3C2410_GPB4_TCLK0 (0x02 << 8)
|
|
#define S3C2400_GPB4_DATA20 (0x02 << 8)
|
|
#define S3C2410_GPB4_MASK (0x03 << 8)
|
|
#define S3C2400_GPB4_RXD1 (0x03 << 8)
|
|
#define S3C2400_GPB4_MASK (0x03 << 8)
|
|
|
|
#define S3C2410_GPB5_nXBACK (0x02 << 10)
|
|
#define S3C2443_GPB5_XBACK (0x03 << 10)
|
|
#define S3C2400_GPB5_DATA21 (0x02 << 10)
|
|
#define S3C2400_GPB5_nCTS1 (0x03 << 10)
|
|
|
|
#define S3C2410_GPB6_nXBREQ (0x02 << 12)
|
|
#define S3C2443_GPB6_XBREQ (0x03 << 12)
|
|
#define S3C2400_GPB6_DATA22 (0x02 << 12)
|
|
#define S3C2400_GPB6_nRTS1 (0x03 << 12)
|
|
|
|
#define S3C2410_GPB7_nXDACK1 (0x02 << 14)
|
|
#define S3C2443_GPB7_XDACK1 (0x03 << 14)
|
|
#define S3C2400_GPB7_DATA23 (0x02 << 14)
|
|
|
|
#define S3C2410_GPB8_nXDREQ1 (0x02 << 16)
|
|
#define S3C2400_GPB8_DATA24 (0x02 << 16)
|
|
|
|
#define S3C2410_GPB9_nXDACK0 (0x02 << 18)
|
|
#define S3C2443_GPB9_XDACK0 (0x03 << 18)
|
|
#define S3C2400_GPB9_DATA25 (0x02 << 18)
|
|
#define S3C2400_GPB9_I2SSDI (0x03 << 18)
|
|
|
|
#define S3C2410_GPB10_nXDRE0 (0x02 << 20)
|
|
#define S3C2443_GPB10_XDREQ0 (0x03 << 20)
|
|
#define S3C2400_GPB10_DATA26 (0x02 << 20)
|
|
#define S3C2400_GPB10_nSS (0x03 << 20)
|
|
|
|
#define S3C2400_GPB11_INP (0x00 << 22)
|
|
#define S3C2400_GPB11_OUTP (0x01 << 22)
|
|
#define S3C2400_GPB11_DATA27 (0x02 << 22)
|
|
|
|
#define S3C2400_GPB12_INP (0x00 << 24)
|
|
#define S3C2400_GPB12_OUTP (0x01 << 24)
|
|
#define S3C2400_GPB12_DATA28 (0x02 << 24)
|
|
|
|
#define S3C2400_GPB13_INP (0x00 << 26)
|
|
#define S3C2400_GPB13_OUTP (0x01 << 26)
|
|
#define S3C2400_GPB13_DATA29 (0x02 << 26)
|
|
|
|
#define S3C2400_GPB14_INP (0x00 << 28)
|
|
#define S3C2400_GPB14_OUTP (0x01 << 28)
|
|
#define S3C2400_GPB14_DATA30 (0x02 << 28)
|
|
|
|
#define S3C2400_GPB15_INP (0x00 << 30)
|
|
#define S3C2400_GPB15_OUTP (0x01 << 30)
|
|
#define S3C2400_GPB15_DATA31 (0x02 << 30)
|
|
|
|
#define S3C2410_GPB_PUPDIS(x) (1<<(x))
|
|
|
|
/* Port C consits of 16 GPIO/Special function
|
|
*
|
|
* almost identical setup to port b, but the special functions are mostly
|
|
* to do with the video system's sync/etc.
|
|
*/
|
|
|
|
#define S3C2410_GPCCON S3C2410_GPIOREG(0x20)
|
|
#define S3C2410_GPCDAT S3C2410_GPIOREG(0x24)
|
|
#define S3C2410_GPCUP S3C2410_GPIOREG(0x28)
|
|
|
|
#define S3C2400_GPCCON S3C2410_GPIOREG(0x14)
|
|
#define S3C2400_GPCDAT S3C2410_GPIOREG(0x18)
|
|
#define S3C2400_GPCUP S3C2410_GPIOREG(0x1C)
|
|
|
|
#define S3C2410_GPC0_LEND (0x02 << 0)
|
|
#define S3C2400_GPC0_VD0 (0x02 << 0)
|
|
|
|
#define S3C2410_GPC1_VCLK (0x02 << 2)
|
|
#define S3C2400_GPC1_VD1 (0x02 << 2)
|
|
|
|
#define S3C2410_GPC2_VLINE (0x02 << 4)
|
|
#define S3C2400_GPC2_VD2 (0x02 << 4)
|
|
|
|
#define S3C2410_GPC3_VFRAME (0x02 << 6)
|
|
#define S3C2400_GPC3_VD3 (0x02 << 6)
|
|
|
|
#define S3C2410_GPC4_VM (0x02 << 8)
|
|
#define S3C2400_GPC4_VD4 (0x02 << 8)
|
|
|
|
#define S3C2410_GPC5_LCDVF0 (0x02 << 10)
|
|
#define S3C2400_GPC5_VD5 (0x02 << 10)
|
|
|
|
#define S3C2410_GPC6_LCDVF1 (0x02 << 12)
|
|
#define S3C2400_GPC6_VD6 (0x02 << 12)
|
|
|
|
#define S3C2410_GPC7_LCDVF2 (0x02 << 14)
|
|
#define S3C2400_GPC7_VD7 (0x02 << 14)
|
|
|
|
#define S3C2410_GPC8_VD0 (0x02 << 16)
|
|
#define S3C2400_GPC8_VD8 (0x02 << 16)
|
|
|
|
#define S3C2410_GPC9_VD1 (0x02 << 18)
|
|
#define S3C2400_GPC9_VD9 (0x02 << 18)
|
|
|
|
#define S3C2410_GPC10_VD2 (0x02 << 20)
|
|
#define S3C2400_GPC10_VD10 (0x02 << 20)
|
|
|
|
#define S3C2410_GPC11_VD3 (0x02 << 22)
|
|
#define S3C2400_GPC11_VD11 (0x02 << 22)
|
|
|
|
#define S3C2410_GPC12_VD4 (0x02 << 24)
|
|
#define S3C2400_GPC12_VD12 (0x02 << 24)
|
|
|
|
#define S3C2410_GPC13_VD5 (0x02 << 26)
|
|
#define S3C2400_GPC13_VD13 (0x02 << 26)
|
|
|
|
#define S3C2410_GPC14_VD6 (0x02 << 28)
|
|
#define S3C2400_GPC14_VD14 (0x02 << 28)
|
|
|
|
#define S3C2410_GPC15_VD7 (0x02 << 30)
|
|
#define S3C2400_GPC15_VD15 (0x02 << 30)
|
|
|
|
#define S3C2410_GPC_PUPDIS(x) (1<<(x))
|
|
|
|
/*
|
|
* S3C2410: Port D consists of 16 GPIO/Special function
|
|
*
|
|
* almost identical setup to port b, but the special functions are mostly
|
|
* to do with the video system's data.
|
|
*
|
|
* S3C2400: Port D consists of 11 GPIO/Special function
|
|
*
|
|
* almost identical setup to port c
|
|
*/
|
|
|
|
#define S3C2410_GPDCON S3C2410_GPIOREG(0x30)
|
|
#define S3C2410_GPDDAT S3C2410_GPIOREG(0x34)
|
|
#define S3C2410_GPDUP S3C2410_GPIOREG(0x38)
|
|
|
|
#define S3C2400_GPDCON S3C2410_GPIOREG(0x20)
|
|
#define S3C2400_GPDDAT S3C2410_GPIOREG(0x24)
|
|
#define S3C2400_GPDUP S3C2410_GPIOREG(0x28)
|
|
|
|
#define S3C2410_GPD0_VD8 (0x02 << 0)
|
|
#define S3C2400_GPD0_VFRAME (0x02 << 0)
|
|
#define S3C2442_GPD0_nSPICS1 (0x03 << 0)
|
|
|
|
#define S3C2410_GPD1_VD9 (0x02 << 2)
|
|
#define S3C2400_GPD1_VM (0x02 << 2)
|
|
#define S3C2442_GPD1_SPICLK1 (0x03 << 2)
|
|
|
|
#define S3C2410_GPD2_VD10 (0x02 << 4)
|
|
#define S3C2400_GPD2_VLINE (0x02 << 4)
|
|
|
|
#define S3C2410_GPD3_VD11 (0x02 << 6)
|
|
#define S3C2400_GPD3_VCLK (0x02 << 6)
|
|
|
|
#define S3C2410_GPD4_VD12 (0x02 << 8)
|
|
#define S3C2400_GPD4_LEND (0x02 << 8)
|
|
|
|
#define S3C2410_GPD5_VD13 (0x02 << 10)
|
|
#define S3C2400_GPD5_TOUT0 (0x02 << 10)
|
|
|
|
#define S3C2410_GPD6_VD14 (0x02 << 12)
|
|
#define S3C2400_GPD6_TOUT1 (0x02 << 12)
|
|
|
|
#define S3C2410_GPD7_VD15 (0x02 << 14)
|
|
#define S3C2400_GPD7_TOUT2 (0x02 << 14)
|
|
|
|
#define S3C2410_GPD8_VD16 (0x02 << 16)
|
|
#define S3C2400_GPD8_TOUT3 (0x02 << 16)
|
|
#define S3C2440_GPD8_SPIMISO1 (0x03 << 16)
|
|
|
|
#define S3C2410_GPD9_VD17 (0x02 << 18)
|
|
#define S3C2400_GPD9_TCLK0 (0x02 << 18)
|
|
#define S3C2440_GPD9_SPIMOSI1 (0x03 << 18)
|
|
|
|
#define S3C2410_GPD10_VD18 (0x02 << 20)
|
|
#define S3C2400_GPD10_nWAIT (0x02 << 20)
|
|
#define S3C2440_GPD10_SPICLK1 (0x03 << 20)
|
|
|
|
#define S3C2410_GPD11_VD19 (0x02 << 22)
|
|
|
|
#define S3C2410_GPD12_VD20 (0x02 << 24)
|
|
|
|
#define S3C2410_GPD13_VD21 (0x02 << 26)
|
|
|
|
#define S3C2410_GPD14_VD22 (0x02 << 28)
|
|
#define S3C2410_GPD14_nSS1 (0x03 << 28)
|
|
|
|
#define S3C2410_GPD15_VD23 (0x02 << 30)
|
|
#define S3C2410_GPD15_nSS0 (0x03 << 30)
|
|
|
|
#define S3C2410_GPD_PUPDIS(x) (1<<(x))
|
|
|
|
/* S3C2410:
|
|
* Port E consists of 16 GPIO/Special function
|
|
*
|
|
* again, the same as port B, but dealing with I2S, SDI, and
|
|
* more miscellaneous functions
|
|
*
|
|
* S3C2400:
|
|
* Port E consists of 12 GPIO/Special function
|
|
*
|
|
* GPIO / interrupt inputs
|
|
*/
|
|
|
|
#define S3C2410_GPECON S3C2410_GPIOREG(0x40)
|
|
#define S3C2410_GPEDAT S3C2410_GPIOREG(0x44)
|
|
#define S3C2410_GPEUP S3C2410_GPIOREG(0x48)
|
|
|
|
#define S3C2400_GPECON S3C2410_GPIOREG(0x2C)
|
|
#define S3C2400_GPEDAT S3C2410_GPIOREG(0x30)
|
|
#define S3C2400_GPEUP S3C2410_GPIOREG(0x34)
|
|
|
|
#define S3C2410_GPE0_I2SLRCK (0x02 << 0)
|
|
#define S3C2443_GPE0_AC_nRESET (0x03 << 0)
|
|
#define S3C2400_GPE0_EINT0 (0x02 << 0)
|
|
#define S3C2410_GPE0_MASK (0x03 << 0)
|
|
|
|
#define S3C2410_GPE1_I2SSCLK (0x02 << 2)
|
|
#define S3C2443_GPE1_AC_SYNC (0x03 << 2)
|
|
#define S3C2400_GPE1_EINT1 (0x02 << 2)
|
|
#define S3C2400_GPE1_nSS (0x03 << 2)
|
|
#define S3C2410_GPE1_MASK (0x03 << 2)
|
|
|
|
#define S3C2410_GPE2_CDCLK (0x02 << 4)
|
|
#define S3C2443_GPE2_AC_BITCLK (0x03 << 4)
|
|
#define S3C2400_GPE2_EINT2 (0x02 << 4)
|
|
#define S3C2400_GPE2_I2SSDI (0x03 << 4)
|
|
|
|
#define S3C2410_GPE3_I2SSDI (0x02 << 6)
|
|
#define S3C2443_GPE3_AC_SDI (0x03 << 6)
|
|
#define S3C2400_GPE3_EINT3 (0x02 << 6)
|
|
#define S3C2400_GPE3_nCTS1 (0x03 << 6)
|
|
#define S3C2410_GPE3_nSS0 (0x03 << 6)
|
|
#define S3C2410_GPE3_MASK (0x03 << 6)
|
|
|
|
#define S3C2410_GPE4_I2SSDO (0x02 << 8)
|
|
#define S3C2443_GPE4_AC_SDO (0x03 << 8)
|
|
#define S3C2400_GPE4_EINT4 (0x02 << 8)
|
|
#define S3C2400_GPE4_nRTS1 (0x03 << 8)
|
|
#define S3C2410_GPE4_I2SSDI (0x03 << 8)
|
|
#define S3C2410_GPE4_MASK (0x03 << 8)
|
|
|
|
#define S3C2410_GPE5_SDCLK (0x02 << 10)
|
|
#define S3C2443_GPE5_SD1_CLK (0x02 << 10)
|
|
#define S3C2400_GPE5_EINT5 (0x02 << 10)
|
|
#define S3C2400_GPE5_TCLK1 (0x03 << 10)
|
|
#define S3C2443_GPE5_AC_BITCLK (0x03 << 10)
|
|
|
|
#define S3C2410_GPE6_SDCMD (0x02 << 12)
|
|
#define S3C2443_GPE6_SD1_CMD (0x02 << 12)
|
|
#define S3C2443_GPE6_AC_SDI (0x03 << 12)
|
|
#define S3C2400_GPE6_EINT6 (0x02 << 12)
|
|
|
|
#define S3C2410_GPE7_SDDAT0 (0x02 << 14)
|
|
#define S3C2443_GPE5_SD1_DAT0 (0x02 << 14)
|
|
#define S3C2443_GPE7_AC_SDO (0x03 << 14)
|
|
#define S3C2400_GPE7_EINT7 (0x02 << 14)
|
|
|
|
#define S3C2410_GPE8_SDDAT1 (0x02 << 16)
|
|
#define S3C2443_GPE8_SD1_DAT1 (0x02 << 16)
|
|
#define S3C2443_GPE8_AC_SYNC (0x03 << 16)
|
|
#define S3C2400_GPE8_nXDACK0 (0x02 << 16)
|
|
|
|
#define S3C2410_GPE9_SDDAT2 (0x02 << 18)
|
|
#define S3C2443_GPE9_SD1_DAT2 (0x02 << 18)
|
|
#define S3C2443_GPE9_AC_nRESET (0x03 << 18)
|
|
#define S3C2400_GPE9_nXDACK1 (0x02 << 18)
|
|
#define S3C2400_GPE9_nXBACK (0x03 << 18)
|
|
|
|
#define S3C2410_GPE10_SDDAT3 (0x02 << 20)
|
|
#define S3C2443_GPE10_SD1_DAT3 (0x02 << 20)
|
|
#define S3C2400_GPE10_nXDREQ0 (0x02 << 20)
|
|
|
|
#define S3C2410_GPE11_SPIMISO0 (0x02 << 22)
|
|
#define S3C2400_GPE11_nXDREQ1 (0x02 << 22)
|
|
#define S3C2400_GPE11_nXBREQ (0x03 << 22)
|
|
|
|
#define S3C2410_GPE12_SPIMOSI0 (0x02 << 24)
|
|
|
|
#define S3C2410_GPE13_SPICLK0 (0x02 << 26)
|
|
|
|
#define S3C2410_GPE14_IICSCL (0x02 << 28)
|
|
#define S3C2410_GPE14_MASK (0x03 << 28)
|
|
|
|
#define S3C2410_GPE15_IICSDA (0x02 << 30)
|
|
#define S3C2410_GPE15_MASK (0x03 << 30)
|
|
|
|
#define S3C2440_GPE0_ACSYNC (0x03 << 0)
|
|
#define S3C2440_GPE1_ACBITCLK (0x03 << 2)
|
|
#define S3C2440_GPE2_ACRESET (0x03 << 4)
|
|
#define S3C2440_GPE3_ACIN (0x03 << 6)
|
|
#define S3C2440_GPE4_ACOUT (0x03 << 8)
|
|
|
|
#define S3C2410_GPE_PUPDIS(x) (1<<(x))
|
|
|
|
/* S3C2410:
|
|
* Port F consists of 8 GPIO/Special function
|
|
*
|
|
* GPIO / interrupt inputs
|
|
*
|
|
* GPFCON has 2 bits for each of the input pins on port F
|
|
* 00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 undefined
|
|
*
|
|
* pull up works like all other ports.
|
|
*
|
|
* S3C2400:
|
|
* Port F consists of 7 GPIO/Special function
|
|
*
|
|
* GPIO/serial/misc pins
|
|
*/
|
|
|
|
#define S3C2410_GPFCON S3C2410_GPIOREG(0x50)
|
|
#define S3C2410_GPFDAT S3C2410_GPIOREG(0x54)
|
|
#define S3C2410_GPFUP S3C2410_GPIOREG(0x58)
|
|
|
|
#define S3C2400_GPFCON S3C2410_GPIOREG(0x38)
|
|
#define S3C2400_GPFDAT S3C2410_GPIOREG(0x3C)
|
|
#define S3C2400_GPFUP S3C2410_GPIOREG(0x40)
|
|
|
|
#define S3C2410_GPF0_EINT0 (0x02 << 0)
|
|
#define S3C2400_GPF0_RXD0 (0x02 << 0)
|
|
|
|
#define S3C2410_GPF1_EINT1 (0x02 << 2)
|
|
#define S3C2400_GPF1_RXD1 (0x02 << 2)
|
|
#define S3C2400_GPF1_IICSDA (0x03 << 2)
|
|
|
|
#define S3C2410_GPF2_EINT2 (0x02 << 4)
|
|
#define S3C2400_GPF2_TXD0 (0x02 << 4)
|
|
|
|
#define S3C2410_GPF3_EINT3 (0x02 << 6)
|
|
#define S3C2400_GPF3_TXD1 (0x02 << 6)
|
|
#define S3C2400_GPF3_IICSCL (0x03 << 6)
|
|
|
|
#define S3C2410_GPF4_EINT4 (0x02 << 8)
|
|
#define S3C2400_GPF4_nRTS0 (0x02 << 8)
|
|
#define S3C2400_GPF4_nXBACK (0x03 << 8)
|
|
|
|
#define S3C2410_GPF5_EINT5 (0x02 << 10)
|
|
#define S3C2400_GPF5_nCTS0 (0x02 << 10)
|
|
#define S3C2400_GPF5_nXBREQ (0x03 << 10)
|
|
|
|
#define S3C2410_GPF6_EINT6 (0x02 << 12)
|
|
#define S3C2400_GPF6_CLKOUT (0x02 << 12)
|
|
|
|
#define S3C2410_GPF7_EINT7 (0x02 << 14)
|
|
|
|
#define S3C2410_GPF_PUPDIS(x) (1<<(x))
|
|
|
|
/* S3C2410:
|
|
* Port G consists of 8 GPIO/IRQ/Special function
|
|
*
|
|
* GPGCON has 2 bits for each of the input pins on port F
|
|
* 00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 special func
|
|
*
|
|
* pull up works like all other ports.
|
|
*
|
|
* S3C2400:
|
|
* Port G consists of 10 GPIO/Special function
|
|
*/
|
|
|
|
#define S3C2410_GPGCON S3C2410_GPIOREG(0x60)
|
|
#define S3C2410_GPGDAT S3C2410_GPIOREG(0x64)
|
|
#define S3C2410_GPGUP S3C2410_GPIOREG(0x68)
|
|
|
|
#define S3C2400_GPGCON S3C2410_GPIOREG(0x44)
|
|
#define S3C2400_GPGDAT S3C2410_GPIOREG(0x48)
|
|
#define S3C2400_GPGUP S3C2410_GPIOREG(0x4C)
|
|
|
|
#define S3C2410_GPG0_EINT8 (0x02 << 0)
|
|
#define S3C2400_GPG0_I2SLRCK (0x02 << 0)
|
|
|
|
#define S3C2410_GPG1_EINT9 (0x02 << 2)
|
|
#define S3C2400_GPG1_I2SSCLK (0x02 << 2)
|
|
|
|
#define S3C2410_GPG2_EINT10 (0x02 << 4)
|
|
#define S3C2410_GPG2_nSS0 (0x03 << 4)
|
|
#define S3C2400_GPG2_CDCLK (0x02 << 4)
|
|
|
|
#define S3C2410_GPG3_EINT11 (0x02 << 6)
|
|
#define S3C2410_GPG3_nSS1 (0x03 << 6)
|
|
#define S3C2400_GPG3_I2SSDO (0x02 << 6)
|
|
#define S3C2400_GPG3_I2SSDI (0x03 << 6)
|
|
|
|
#define S3C2410_GPG4_EINT12 (0x02 << 8)
|
|
#define S3C2400_GPG4_MMCCLK (0x02 << 8)
|
|
#define S3C2400_GPG4_I2SSDI (0x03 << 8)
|
|
#define S3C2410_GPG4_LCDPWREN (0x03 << 8)
|
|
#define S3C2443_GPG4_LCDPWRDN (0x03 << 8)
|
|
|
|
#define S3C2410_GPG5_EINT13 (0x02 << 10)
|
|
#define S3C2400_GPG5_MMCCMD (0x02 << 10)
|
|
#define S3C2400_GPG5_IICSDA (0x03 << 10)
|
|
#define S3C2410_GPG5_SPIMISO1 (0x03 << 10) /* not s3c2443 */
|
|
|
|
#define S3C2410_GPG6_EINT14 (0x02 << 12)
|
|
#define S3C2400_GPG6_MMCDAT (0x02 << 12)
|
|
#define S3C2400_GPG6_IICSCL (0x03 << 12)
|
|
#define S3C2410_GPG6_SPIMOSI1 (0x03 << 12)
|
|
|
|
#define S3C2410_GPG7_EINT15 (0x02 << 14)
|
|
#define S3C2410_GPG7_SPICLK1 (0x03 << 14)
|
|
#define S3C2400_GPG7_SPIMISO (0x02 << 14)
|
|
#define S3C2400_GPG7_IICSDA (0x03 << 14)
|
|
|
|
#define S3C2410_GPG8_EINT16 (0x02 << 16)
|
|
#define S3C2400_GPG8_SPIMOSI (0x02 << 16)
|
|
#define S3C2400_GPG8_IICSCL (0x03 << 16)
|
|
|
|
#define S3C2410_GPG9_EINT17 (0x02 << 18)
|
|
#define S3C2400_GPG9_SPICLK (0x02 << 18)
|
|
#define S3C2400_GPG9_MMCCLK (0x03 << 18)
|
|
|
|
#define S3C2410_GPG10_EINT18 (0x02 << 20)
|
|
|
|
#define S3C2410_GPG11_EINT19 (0x02 << 22)
|
|
#define S3C2410_GPG11_TCLK1 (0x03 << 22)
|
|
#define S3C2443_GPG11_CF_nIREQ (0x03 << 22)
|
|
|
|
#define S3C2410_GPG12_EINT20 (0x02 << 24)
|
|
#define S3C2410_GPG12_XMON (0x03 << 24)
|
|
#define S3C2442_GPG12_nSPICS0 (0x03 << 24)
|
|
#define S3C2443_GPG12_nINPACK (0x03 << 24)
|
|
|
|
#define S3C2410_GPG13_EINT21 (0x02 << 26)
|
|
#define S3C2410_GPG13_nXPON (0x03 << 26)
|
|
#define S3C2443_GPG13_CF_nREG (0x03 << 26)
|
|
|
|
#define S3C2410_GPG14_EINT22 (0x02 << 28)
|
|
#define S3C2410_GPG14_YMON (0x03 << 28)
|
|
#define S3C2443_GPG14_CF_RESET (0x03 << 28)
|
|
|
|
#define S3C2410_GPG15_EINT23 (0x02 << 30)
|
|
#define S3C2410_GPG15_nYPON (0x03 << 30)
|
|
#define S3C2443_GPG15_CF_PWR (0x03 << 30)
|
|
|
|
#define S3C2410_GPG_PUPDIS(x) (1<<(x))
|
|
|
|
/* Port H consists of11 GPIO/serial/Misc pins
|
|
*
|
|
* GPGCON has 2 bits for each of the input pins on port F
|
|
* 00 = 0 input, 1 output, 2 interrupt (EINT0..7), 3 special func
|
|
*
|
|
* pull up works like all other ports.
|
|
*/
|
|
|
|
#define S3C2410_GPHCON S3C2410_GPIOREG(0x70)
|
|
#define S3C2410_GPHDAT S3C2410_GPIOREG(0x74)
|
|
#define S3C2410_GPHUP S3C2410_GPIOREG(0x78)
|
|
|
|
#define S3C2410_GPH0_nCTS0 (0x02 << 0)
|
|
|
|
#define S3C2410_GPH1_nRTS0 (0x02 << 2)
|
|
|
|
#define S3C2410_GPH2_TXD0 (0x02 << 4)
|
|
|
|
#define S3C2410_GPH3_RXD0 (0x02 << 6)
|
|
|
|
#define S3C2410_GPH4_TXD1 (0x02 << 8)
|
|
|
|
#define S3C2410_GPH5_RXD1 (0x02 << 10)
|
|
|
|
#define S3C2410_GPH6_TXD2 (0x02 << 12)
|
|
#define S3C2410_GPH6_nRTS1 (0x03 << 12)
|
|
|
|
#define S3C2410_GPH7_RXD2 (0x02 << 14)
|
|
#define S3C2410_GPH7_nCTS1 (0x03 << 14)
|
|
|
|
#define S3C2410_GPH8_UCLK (0x02 << 16)
|
|
|
|
#define S3C2410_GPH9_CLKOUT0 (0x02 << 18)
|
|
#define S3C2442_GPH9_nSPICS0 (0x03 << 18)
|
|
|
|
#define S3C2410_GPH10_CLKOUT1 (0x02 << 20)
|
|
|
|
/* The S3C2412 and S3C2413 move the GPJ register set to after
|
|
* GPH, which means all registers after 0x80 are now offset by 0x10
|
|
* for the 2412/2413 from the 2410/2440/2442
|
|
*/
|
|
|
|
/* miscellaneous control */
|
|
#define S3C2400_MISCCR S3C2410_GPIOREG(0x54)
|
|
#define S3C2410_MISCCR S3C2410_GPIOREG(0x80)
|
|
#define S3C2410_DCLKCON S3C2410_GPIOREG(0x84)
|
|
|
|
#define S3C24XX_DCLKCON S3C24XX_GPIOREG2(0x84)
|
|
|
|
/* see clock.h for dclk definitions */
|
|
|
|
/* pullup control on databus */
|
|
#define S3C2410_MISCCR_SPUCR_HEN (0<<0)
|
|
#define S3C2410_MISCCR_SPUCR_HDIS (1<<0)
|
|
#define S3C2410_MISCCR_SPUCR_LEN (0<<1)
|
|
#define S3C2410_MISCCR_SPUCR_LDIS (1<<1)
|
|
|
|
#define S3C2400_MISCCR_SPUCR_LEN (0<<0)
|
|
#define S3C2400_MISCCR_SPUCR_LDIS (1<<0)
|
|
#define S3C2400_MISCCR_SPUCR_HEN (0<<1)
|
|
#define S3C2400_MISCCR_SPUCR_HDIS (1<<1)
|
|
|
|
#define S3C2400_MISCCR_HZ_STOPEN (0<<2)
|
|
#define S3C2400_MISCCR_HZ_STOPPREV (1<<2)
|
|
|
|
#define S3C2410_MISCCR_USBDEV (0<<3)
|
|
#define S3C2410_MISCCR_USBHOST (1<<3)
|
|
|
|
#define S3C2410_MISCCR_CLK0_MPLL (0<<4)
|
|
#define S3C2410_MISCCR_CLK0_UPLL (1<<4)
|
|
#define S3C2410_MISCCR_CLK0_FCLK (2<<4)
|
|
#define S3C2410_MISCCR_CLK0_HCLK (3<<4)
|
|
#define S3C2410_MISCCR_CLK0_PCLK (4<<4)
|
|
#define S3C2410_MISCCR_CLK0_DCLK0 (5<<4)
|
|
#define S3C2410_MISCCR_CLK0_MASK (7<<4)
|
|
|
|
#define S3C2412_MISCCR_CLK0_RTC (2<<4)
|
|
|
|
#define S3C2410_MISCCR_CLK1_MPLL (0<<8)
|
|
#define S3C2410_MISCCR_CLK1_UPLL (1<<8)
|
|
#define S3C2410_MISCCR_CLK1_FCLK (2<<8)
|
|
#define S3C2410_MISCCR_CLK1_HCLK (3<<8)
|
|
#define S3C2410_MISCCR_CLK1_PCLK (4<<8)
|
|
#define S3C2410_MISCCR_CLK1_DCLK1 (5<<8)
|
|
#define S3C2410_MISCCR_CLK1_MASK (7<<8)
|
|
|
|
#define S3C2412_MISCCR_CLK1_CLKsrc (0<<8)
|
|
|
|
#define S3C2410_MISCCR_USBSUSPND0 (1<<12)
|
|
#define S3C2410_MISCCR_USBSUSPND1 (1<<13)
|
|
|
|
#define S3C2410_MISCCR_nRSTCON (1<<16)
|
|
|
|
#define S3C2410_MISCCR_nEN_SCLK0 (1<<17)
|
|
#define S3C2410_MISCCR_nEN_SCLK1 (1<<18)
|
|
#define S3C2410_MISCCR_nEN_SCLKE (1<<19) /* not 2412 */
|
|
#define S3C2410_MISCCR_SDSLEEP (7<<17)
|
|
|
|
/* external interrupt control... */
|
|
/* S3C2410_EXTINT0 -> irq sense control for EINT0..EINT7
|
|
* S3C2410_EXTINT1 -> irq sense control for EINT8..EINT15
|
|
* S3C2410_EXTINT2 -> irq sense control for EINT16..EINT23
|
|
*
|
|
* note S3C2410_EXTINT2 has filtering options for EINT16..EINT23
|
|
*
|
|
* Samsung datasheet p9-25
|
|
*/
|
|
#define S3C2400_EXTINT0 S3C2410_GPIOREG(0x58)
|
|
#define S3C2410_EXTINT0 S3C2410_GPIOREG(0x88)
|
|
#define S3C2410_EXTINT1 S3C2410_GPIOREG(0x8C)
|
|
#define S3C2410_EXTINT2 S3C2410_GPIOREG(0x90)
|
|
|
|
#define S3C24XX_EXTINT0 S3C24XX_GPIOREG2(0x88)
|
|
#define S3C24XX_EXTINT1 S3C24XX_GPIOREG2(0x8C)
|
|
#define S3C24XX_EXTINT2 S3C24XX_GPIOREG2(0x90)
|
|
|
|
/* interrupt filtering conrrol for EINT16..EINT23 */
|
|
#define S3C2410_EINFLT0 S3C2410_GPIOREG(0x94)
|
|
#define S3C2410_EINFLT1 S3C2410_GPIOREG(0x98)
|
|
#define S3C2410_EINFLT2 S3C2410_GPIOREG(0x9C)
|
|
#define S3C2410_EINFLT3 S3C2410_GPIOREG(0xA0)
|
|
|
|
#define S3C24XX_EINFLT0 S3C24XX_GPIOREG2(0x94)
|
|
#define S3C24XX_EINFLT1 S3C24XX_GPIOREG2(0x98)
|
|
#define S3C24XX_EINFLT2 S3C24XX_GPIOREG2(0x9C)
|
|
#define S3C24XX_EINFLT3 S3C24XX_GPIOREG2(0xA0)
|
|
|
|
/* values for interrupt filtering */
|
|
#define S3C2410_EINTFLT_PCLK (0x00)
|
|
#define S3C2410_EINTFLT_EXTCLK (1<<7)
|
|
#define S3C2410_EINTFLT_WIDTHMSK(x) ((x) & 0x3f)
|
|
|
|
/* removed EINTxxxx defs from here, not meant for this */
|
|
|
|
/* GSTATUS have miscellaneous information in them
|
|
*
|
|
* These move between s3c2410 and s3c2412 style systems.
|
|
*/
|
|
|
|
#define S3C2410_GSTATUS0 S3C2410_GPIOREG(0x0AC)
|
|
#define S3C2410_GSTATUS1 S3C2410_GPIOREG(0x0B0)
|
|
#define S3C2410_GSTATUS2 S3C2410_GPIOREG(0x0B4)
|
|
#define S3C2410_GSTATUS3 S3C2410_GPIOREG(0x0B8)
|
|
#define S3C2410_GSTATUS4 S3C2410_GPIOREG(0x0BC)
|
|
|
|
#define S3C2412_GSTATUS0 S3C2410_GPIOREG(0x0BC)
|
|
#define S3C2412_GSTATUS1 S3C2410_GPIOREG(0x0C0)
|
|
#define S3C2412_GSTATUS2 S3C2410_GPIOREG(0x0C4)
|
|
#define S3C2412_GSTATUS3 S3C2410_GPIOREG(0x0C8)
|
|
#define S3C2412_GSTATUS4 S3C2410_GPIOREG(0x0CC)
|
|
|
|
#define S3C24XX_GSTATUS0 S3C24XX_GPIOREG2(0x0AC)
|
|
#define S3C24XX_GSTATUS1 S3C24XX_GPIOREG2(0x0B0)
|
|
#define S3C24XX_GSTATUS2 S3C24XX_GPIOREG2(0x0B4)
|
|
#define S3C24XX_GSTATUS3 S3C24XX_GPIOREG2(0x0B8)
|
|
#define S3C24XX_GSTATUS4 S3C24XX_GPIOREG2(0x0BC)
|
|
|
|
#define S3C2410_GSTATUS0_nWAIT (1<<3)
|
|
#define S3C2410_GSTATUS0_NCON (1<<2)
|
|
#define S3C2410_GSTATUS0_RnB (1<<1)
|
|
#define S3C2410_GSTATUS0_nBATTFLT (1<<0)
|
|
|
|
#define S3C2410_GSTATUS1_IDMASK (0xffff0000)
|
|
#define S3C2410_GSTATUS1_2410 (0x32410000)
|
|
#define S3C2410_GSTATUS1_2412 (0x32412001)
|
|
#define S3C2410_GSTATUS1_2440 (0x32440000)
|
|
#define S3C2410_GSTATUS1_2442 (0x32440aaa)
|
|
|
|
#define S3C2410_GSTATUS2_WTRESET (1<<2)
|
|
#define S3C2410_GSTATUS2_OFFRESET (1<<1)
|
|
#define S3C2410_GSTATUS2_PONRESET (1<<0)
|
|
|
|
/* open drain control register */
|
|
#define S3C2400_OPENCR S3C2410_GPIOREG(0x50)
|
|
|
|
#define S3C2400_OPENCR_OPC_RXD1DIS (0<<0)
|
|
#define S3C2400_OPENCR_OPC_RXD1EN (1<<0)
|
|
#define S3C2400_OPENCR_OPC_TXD1DIS (0<<1)
|
|
#define S3C2400_OPENCR_OPC_TXD1EN (1<<1)
|
|
#define S3C2400_OPENCR_OPC_CMDDIS (0<<2)
|
|
#define S3C2400_OPENCR_OPC_CMDEN (1<<2)
|
|
#define S3C2400_OPENCR_OPC_DATDIS (0<<3)
|
|
#define S3C2400_OPENCR_OPC_DATEN (1<<3)
|
|
#define S3C2400_OPENCR_OPC_MISODIS (0<<4)
|
|
#define S3C2400_OPENCR_OPC_MISOEN (1<<4)
|
|
#define S3C2400_OPENCR_OPC_MOSIDIS (0<<5)
|
|
#define S3C2400_OPENCR_OPC_MOSIEN (1<<5)
|
|
|
|
/* 2412/2413 sleep configuration registers */
|
|
|
|
#define S3C2412_GPBSLPCON S3C2410_GPIOREG(0x1C)
|
|
#define S3C2412_GPCSLPCON S3C2410_GPIOREG(0x2C)
|
|
#define S3C2412_GPDSLPCON S3C2410_GPIOREG(0x3C)
|
|
#define S3C2412_GPFSLPCON S3C2410_GPIOREG(0x5C)
|
|
#define S3C2412_GPGSLPCON S3C2410_GPIOREG(0x6C)
|
|
#define S3C2412_GPHSLPCON S3C2410_GPIOREG(0x7C)
|
|
|
|
/* definitions for each pin bit */
|
|
#define S3C2412_GPIO_SLPCON_LOW ( 0x00 )
|
|
#define S3C2412_GPIO_SLPCON_HIGH ( 0x01 )
|
|
#define S3C2412_GPIO_SLPCON_IN ( 0x02 )
|
|
#define S3C2412_GPIO_SLPCON_PULL ( 0x03 )
|
|
|
|
#define S3C2412_SLPCON_LOW(x) ( 0x00 << ((x) * 2))
|
|
#define S3C2412_SLPCON_HIGH(x) ( 0x01 << ((x) * 2))
|
|
#define S3C2412_SLPCON_IN(x) ( 0x02 << ((x) * 2))
|
|
#define S3C2412_SLPCON_PULL(x) ( 0x03 << ((x) * 2))
|
|
#define S3C2412_SLPCON_EINT(x) ( 0x02 << ((x) * 2)) /* only IRQ pins */
|
|
#define S3C2412_SLPCON_MASK(x) ( 0x03 << ((x) * 2))
|
|
|
|
#define S3C2412_SLPCON_ALL_LOW (0x0)
|
|
#define S3C2412_SLPCON_ALL_HIGH (0x11111111 | 0x44444444)
|
|
#define S3C2412_SLPCON_ALL_IN (0x22222222 | 0x88888888)
|
|
#define S3C2412_SLPCON_ALL_PULL (0x33333333)
|
|
|
|
#endif /* __ASM_ARCH_REGS_GPIO_H */
|
|
|