mirror of
https://github.com/torvalds/linux.git
synced 2024-11-19 02:21:47 +00:00
ecadea00f5
Add macros usable by the device tree sources to reference the R8A77970 CPG core clocks by index. The data come from the table 8.2c of R-Car Series, 3rd Generation User's Manual: Hardware (Rev. 0.55, Jun. 30, 2017). Based on the original (and large) patch by Daisuke Matsushita <daisuke.matsushita.ns@hitachi.com>. Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
49 lines
1.5 KiB
C
49 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2016 Renesas Electronics Corp.
|
|
* Copyright (C) 2017 Cogent Embedded, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLOCK_R8A77970_CPG_MSSR_H__
|
|
#define __DT_BINDINGS_CLOCK_R8A77970_CPG_MSSR_H__
|
|
|
|
#include <dt-bindings/clock/renesas-cpg-mssr.h>
|
|
|
|
/* r8a77970 CPG Core Clocks */
|
|
#define R8A77970_CLK_Z2 0
|
|
#define R8A77970_CLK_ZR 1
|
|
#define R8A77970_CLK_ZTR 2
|
|
#define R8A77970_CLK_ZTRD2 3
|
|
#define R8A77970_CLK_ZT 4
|
|
#define R8A77970_CLK_ZX 5
|
|
#define R8A77970_CLK_S1D1 6
|
|
#define R8A77970_CLK_S1D2 7
|
|
#define R8A77970_CLK_S1D4 8
|
|
#define R8A77970_CLK_S2D1 9
|
|
#define R8A77970_CLK_S2D2 10
|
|
#define R8A77970_CLK_S2D4 11
|
|
#define R8A77970_CLK_LB 12
|
|
#define R8A77970_CLK_CL 13
|
|
#define R8A77970_CLK_ZB3 14
|
|
#define R8A77970_CLK_ZB3D2 15
|
|
#define R8A77970_CLK_DDR 16
|
|
#define R8A77970_CLK_CR 17
|
|
#define R8A77970_CLK_CRD2 18
|
|
#define R8A77970_CLK_SD0H 19
|
|
#define R8A77970_CLK_SD0 20
|
|
#define R8A77970_CLK_RPC 21
|
|
#define R8A77970_CLK_RPCD2 22
|
|
#define R8A77970_CLK_MSO 23
|
|
#define R8A77970_CLK_CANFD 24
|
|
#define R8A77970_CLK_CSI0 25
|
|
#define R8A77970_CLK_FRAY 26
|
|
#define R8A77970_CLK_CP 27
|
|
#define R8A77970_CLK_CPEX 28
|
|
#define R8A77970_CLK_R 29
|
|
#define R8A77970_CLK_OSC 30
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_R8A77970_CPG_MSSR_H__ */
|