mirror of
https://github.com/torvalds/linux.git
synced 2024-11-14 16:12:02 +00:00
e3976af5a4
All files in this driver directory contain the following notice:
See LICENSE.qla4xxx for copyright and licensing details.
LICENSE.qla4xxx can be found in Documentation/scsi/. The file contains:
- A copyright notice
This copyright notice is redundant as all files contain the same
copyright notice already
- A license notice
You may modify and redistribute the device driver code under the
GNU General Public License (a copy of which is attached hereto as
Exhibit A) published by the Free Software Foundation (version 2).
- The full GPLv2 license text
This can be replaced with the corresponding SPDX license identifier
(GPL-2.0-only) in the source files which reference this license
file.
- The full GPLv2 license text
A redundant copy of LICENSES/preferred/GPL-2.0
Remove the notices and add the SPDX license identifier GPL-2.0-only to the
source files.
Finally remove the now redundant LICENSE.qla4xxx file.
Reviewed-by: Richard Fontana <rfontana@redhat.com>
Reviewed-by: Jilayne Lovejoy <opensource@jilayne.com>
Reviewed-by: Alexios Zavras <alexios.zavras@intel.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Lukas Bulwahn <lukas.bulwahn@gmail.com>
Acked-by: Nilesh Javali <njavali@marvell.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
162 lines
6.3 KiB
C
162 lines
6.3 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* QLogic iSCSI HBA Driver
|
|
* Copyright (c) 2003-2012 QLogic Corporation
|
|
*/
|
|
|
|
#include "ql4_def.h"
|
|
#include "ql4_glbl.h"
|
|
#include "ql4_dbg.h"
|
|
#include "ql4_inline.h"
|
|
|
|
void qla4xxx_dump_buffer(void *b, uint32_t size)
|
|
{
|
|
uint32_t cnt;
|
|
uint8_t *c = b;
|
|
|
|
printk(" 0 1 2 3 4 5 6 7 8 9 Ah Bh Ch Dh Eh "
|
|
"Fh\n");
|
|
printk("------------------------------------------------------------"
|
|
"--\n");
|
|
for (cnt = 0; cnt < size; c++) {
|
|
printk("%02x", *c);
|
|
if (!(++cnt % 16))
|
|
printk("\n");
|
|
|
|
else
|
|
printk(" ");
|
|
}
|
|
printk(KERN_INFO "\n");
|
|
}
|
|
|
|
void qla4xxx_dump_registers(struct scsi_qla_host *ha)
|
|
{
|
|
uint8_t i;
|
|
|
|
if (is_qla8022(ha)) {
|
|
for (i = 1; i < MBOX_REG_COUNT; i++)
|
|
printk(KERN_INFO "mailbox[%d] = 0x%08X\n",
|
|
i, readl(&ha->qla4_82xx_reg->mailbox_in[i]));
|
|
return;
|
|
}
|
|
|
|
for (i = 0; i < MBOX_REG_COUNT; i++) {
|
|
printk(KERN_INFO "0x%02X mailbox[%d] = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, mailbox[i]), i,
|
|
readw(&ha->reg->mailbox[i]));
|
|
}
|
|
|
|
printk(KERN_INFO "0x%02X flash_address = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, flash_address),
|
|
readw(&ha->reg->flash_address));
|
|
printk(KERN_INFO "0x%02X flash_data = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, flash_data),
|
|
readw(&ha->reg->flash_data));
|
|
printk(KERN_INFO "0x%02X ctrl_status = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, ctrl_status),
|
|
readw(&ha->reg->ctrl_status));
|
|
|
|
if (is_qla4010(ha)) {
|
|
printk(KERN_INFO "0x%02X nvram = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u1.isp4010.nvram),
|
|
readw(&ha->reg->u1.isp4010.nvram));
|
|
} else if (is_qla4022(ha) | is_qla4032(ha)) {
|
|
printk(KERN_INFO "0x%02X intr_mask = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u1.isp4022.intr_mask),
|
|
readw(&ha->reg->u1.isp4022.intr_mask));
|
|
printk(KERN_INFO "0x%02X nvram = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u1.isp4022.nvram),
|
|
readw(&ha->reg->u1.isp4022.nvram));
|
|
printk(KERN_INFO "0x%02X semaphore = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u1.isp4022.semaphore),
|
|
readw(&ha->reg->u1.isp4022.semaphore));
|
|
}
|
|
printk(KERN_INFO "0x%02X req_q_in = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, req_q_in),
|
|
readw(&ha->reg->req_q_in));
|
|
printk(KERN_INFO "0x%02X rsp_q_out = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, rsp_q_out),
|
|
readw(&ha->reg->rsp_q_out));
|
|
|
|
if (is_qla4010(ha)) {
|
|
printk(KERN_INFO "0x%02X ext_hw_conf = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.ext_hw_conf),
|
|
readw(&ha->reg->u2.isp4010.ext_hw_conf));
|
|
printk(KERN_INFO "0x%02X port_ctrl = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.port_ctrl),
|
|
readw(&ha->reg->u2.isp4010.port_ctrl));
|
|
printk(KERN_INFO "0x%02X port_status = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.port_status),
|
|
readw(&ha->reg->u2.isp4010.port_status));
|
|
printk(KERN_INFO "0x%02X req_q_out = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.req_q_out),
|
|
readw(&ha->reg->u2.isp4010.req_q_out));
|
|
printk(KERN_INFO "0x%02X gp_out = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.gp_out),
|
|
readw(&ha->reg->u2.isp4010.gp_out));
|
|
printk(KERN_INFO "0x%02X gp_in = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4010.gp_in),
|
|
readw(&ha->reg->u2.isp4010.gp_in));
|
|
printk(KERN_INFO "0x%02X port_err_status = 0x%08X\n", (uint8_t)
|
|
offsetof(struct isp_reg, u2.isp4010.port_err_status),
|
|
readw(&ha->reg->u2.isp4010.port_err_status));
|
|
} else if (is_qla4022(ha) | is_qla4032(ha)) {
|
|
printk(KERN_INFO "Page 0 Registers:\n");
|
|
printk(KERN_INFO "0x%02X ext_hw_conf = 0x%08X\n", (uint8_t)
|
|
offsetof(struct isp_reg, u2.isp4022.p0.ext_hw_conf),
|
|
readw(&ha->reg->u2.isp4022.p0.ext_hw_conf));
|
|
printk(KERN_INFO "0x%02X port_ctrl = 0x%08X\n", (uint8_t)
|
|
offsetof(struct isp_reg, u2.isp4022.p0.port_ctrl),
|
|
readw(&ha->reg->u2.isp4022.p0.port_ctrl));
|
|
printk(KERN_INFO "0x%02X port_status = 0x%08X\n", (uint8_t)
|
|
offsetof(struct isp_reg, u2.isp4022.p0.port_status),
|
|
readw(&ha->reg->u2.isp4022.p0.port_status));
|
|
printk(KERN_INFO "0x%02X gp_out = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4022.p0.gp_out),
|
|
readw(&ha->reg->u2.isp4022.p0.gp_out));
|
|
printk(KERN_INFO "0x%02X gp_in = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4022.p0.gp_in),
|
|
readw(&ha->reg->u2.isp4022.p0.gp_in));
|
|
printk(KERN_INFO "0x%02X port_err_status = 0x%08X\n", (uint8_t)
|
|
offsetof(struct isp_reg, u2.isp4022.p0.port_err_status),
|
|
readw(&ha->reg->u2.isp4022.p0.port_err_status));
|
|
printk(KERN_INFO "Page 1 Registers:\n");
|
|
writel(HOST_MEM_CFG_PAGE & set_rmask(CSR_SCSI_PAGE_SELECT),
|
|
&ha->reg->ctrl_status);
|
|
printk(KERN_INFO "0x%02X req_q_out = 0x%08X\n",
|
|
(uint8_t) offsetof(struct isp_reg, u2.isp4022.p1.req_q_out),
|
|
readw(&ha->reg->u2.isp4022.p1.req_q_out));
|
|
writel(PORT_CTRL_STAT_PAGE & set_rmask(CSR_SCSI_PAGE_SELECT),
|
|
&ha->reg->ctrl_status);
|
|
}
|
|
}
|
|
|
|
void qla4_8xxx_dump_peg_reg(struct scsi_qla_host *ha)
|
|
{
|
|
uint32_t halt_status1, halt_status2;
|
|
|
|
halt_status1 = qla4_8xxx_rd_direct(ha, QLA8XXX_PEG_HALT_STATUS1);
|
|
halt_status2 = qla4_8xxx_rd_direct(ha, QLA8XXX_PEG_HALT_STATUS2);
|
|
|
|
if (is_qla8022(ha)) {
|
|
ql4_printk(KERN_INFO, ha,
|
|
"scsi(%ld): %s, ISP%04x Dumping hw/fw registers:\n"
|
|
" PEG_HALT_STATUS1: 0x%x, PEG_HALT_STATUS2: 0x%x,\n"
|
|
" PEG_NET_0_PC: 0x%x, PEG_NET_1_PC: 0x%x,\n"
|
|
" PEG_NET_2_PC: 0x%x, PEG_NET_3_PC: 0x%x,\n"
|
|
" PEG_NET_4_PC: 0x%x\n", ha->host_no, __func__,
|
|
ha->pdev->device, halt_status1, halt_status2,
|
|
qla4_82xx_rd_32(ha, QLA82XX_CRB_PEG_NET_0 + 0x3c),
|
|
qla4_82xx_rd_32(ha, QLA82XX_CRB_PEG_NET_1 + 0x3c),
|
|
qla4_82xx_rd_32(ha, QLA82XX_CRB_PEG_NET_2 + 0x3c),
|
|
qla4_82xx_rd_32(ha, QLA82XX_CRB_PEG_NET_3 + 0x3c),
|
|
qla4_82xx_rd_32(ha, QLA82XX_CRB_PEG_NET_4 + 0x3c));
|
|
} else if (is_qla8032(ha) || is_qla8042(ha)) {
|
|
ql4_printk(KERN_INFO, ha,
|
|
"scsi(%ld): %s, ISP%04x Dumping hw/fw registers:\n"
|
|
" PEG_HALT_STATUS1: 0x%x, PEG_HALT_STATUS2: 0x%x,\n",
|
|
ha->host_no, __func__, ha->pdev->device,
|
|
halt_status1, halt_status2);
|
|
}
|
|
}
|