mirror of
https://github.com/torvalds/linux.git
synced 2024-11-18 10:01:43 +00:00
502a0c775c
pt_regs->event was set with artificial values to identify the low level
system event (syscall trap / breakpoint trap / exceptions / interrupts)
With r8 saving out of the way, the full word can be used to save real
ECR (Exception Cause Register) which helps idenify the event naturally,
including additional info such as cause code, param.
Only for Interrupts, where ECR is not applicable, do we resort to
synthetic non ECR values.
SAVE_ALL_TRAP/EXCEPTIONS can now be merged as they both use ECR with
different runtime values.
The ptrace helpers now use the sub-fields of ECR to distinguish the
events (e.g. vector 0x25 is trap, param 0 is syscall...)
The following benefits will follow:
(1) This centralizes the location of where ECR is saved and will allow
the cleanup of task->thread.cause_code ECR placeholder which is set
in non-uniform way. Then ARC VM code can safely rely on it being
there for purpose of finer grained VM_EXEC dcache flush (based on
exec fault: I-TLB Miss)
(2) Further, ECR being passed around from low level handlers as arg can
be eliminated as it is part of standard reg-file in pt_regs
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
327 lines
7.8 KiB
C
327 lines
7.8 KiB
C
/*
|
|
* Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef _ASM_ARC_ARCREGS_H
|
|
#define _ASM_ARC_ARCREGS_H
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
/* Build Configuration Registers */
|
|
#define ARC_REG_DCCMBASE_BCR 0x61 /* DCCM Base Addr */
|
|
#define ARC_REG_CRC_BCR 0x62
|
|
#define ARC_REG_DVFB_BCR 0x64
|
|
#define ARC_REG_EXTARITH_BCR 0x65
|
|
#define ARC_REG_VECBASE_BCR 0x68
|
|
#define ARC_REG_PERIBASE_BCR 0x69
|
|
#define ARC_REG_FP_BCR 0x6B /* Single-Precision FPU */
|
|
#define ARC_REG_DPFP_BCR 0x6C /* Dbl Precision FPU */
|
|
#define ARC_REG_DCCM_BCR 0x74 /* DCCM Present + SZ */
|
|
#define ARC_REG_TIMERS_BCR 0x75
|
|
#define ARC_REG_ICCM_BCR 0x78
|
|
#define ARC_REG_XY_MEM_BCR 0x79
|
|
#define ARC_REG_MAC_BCR 0x7a
|
|
#define ARC_REG_MUL_BCR 0x7b
|
|
#define ARC_REG_SWAP_BCR 0x7c
|
|
#define ARC_REG_NORM_BCR 0x7d
|
|
#define ARC_REG_MIXMAX_BCR 0x7e
|
|
#define ARC_REG_BARREL_BCR 0x7f
|
|
#define ARC_REG_D_UNCACH_BCR 0x6A
|
|
|
|
/* status32 Bits Positions */
|
|
#define STATUS_AE_BIT 5 /* Exception active */
|
|
#define STATUS_DE_BIT 6 /* PC is in delay slot */
|
|
#define STATUS_U_BIT 7 /* User/Kernel mode */
|
|
#define STATUS_L_BIT 12 /* Loop inhibit */
|
|
|
|
/* These masks correspond to the status word(STATUS_32) bits */
|
|
#define STATUS_AE_MASK (1<<STATUS_AE_BIT)
|
|
#define STATUS_DE_MASK (1<<STATUS_DE_BIT)
|
|
#define STATUS_U_MASK (1<<STATUS_U_BIT)
|
|
#define STATUS_L_MASK (1<<STATUS_L_BIT)
|
|
|
|
/*
|
|
* ECR: Exception Cause Reg bits-n-pieces
|
|
* [23:16] = Exception Vector
|
|
* [15: 8] = Exception Cause Code
|
|
* [ 7: 0] = Exception Parameters (for certain types only)
|
|
*/
|
|
#define ECR_VEC_MASK 0xff0000
|
|
#define ECR_CODE_MASK 0x00ff00
|
|
#define ECR_PARAM_MASK 0x0000ff
|
|
|
|
/* Exception Cause Vector Values */
|
|
#define ECR_V_INSN_ERR 0x02
|
|
#define ECR_V_MACH_CHK 0x20
|
|
#define ECR_V_ITLB_MISS 0x21
|
|
#define ECR_V_DTLB_MISS 0x22
|
|
#define ECR_V_PROTV 0x23
|
|
#define ECR_V_TRAP 0x25
|
|
|
|
/* Protection Violation Exception Cause Code Values */
|
|
#define ECR_C_PROTV_INST_FETCH 0x00
|
|
#define ECR_C_PROTV_LOAD 0x01
|
|
#define ECR_C_PROTV_STORE 0x02
|
|
#define ECR_C_PROTV_XCHG 0x03
|
|
#define ECR_C_PROTV_MISALIG_DATA 0x04
|
|
|
|
#define ECR_C_BIT_PROTV_MISALIG_DATA 10
|
|
|
|
/* Machine Check Cause Code Values */
|
|
#define ECR_C_MCHK_DUP_TLB 0x01
|
|
|
|
/* DTLB Miss Exception Cause Code Values */
|
|
#define ECR_C_BIT_DTLB_LD_MISS 8
|
|
#define ECR_C_BIT_DTLB_ST_MISS 9
|
|
|
|
/* Dummy ECR values for Interrupts */
|
|
#define event_IRQ1 0x0031abcd
|
|
#define event_IRQ2 0x0032abcd
|
|
|
|
/* Auxiliary registers */
|
|
#define AUX_IDENTITY 4
|
|
#define AUX_INTR_VEC_BASE 0x25
|
|
|
|
|
|
/*
|
|
* Floating Pt Registers
|
|
* Status regs are read-only (build-time) so need not be saved/restored
|
|
*/
|
|
#define ARC_AUX_FP_STAT 0x300
|
|
#define ARC_AUX_DPFP_1L 0x301
|
|
#define ARC_AUX_DPFP_1H 0x302
|
|
#define ARC_AUX_DPFP_2L 0x303
|
|
#define ARC_AUX_DPFP_2H 0x304
|
|
#define ARC_AUX_DPFP_STAT 0x305
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/*
|
|
******************************************************************
|
|
* Inline ASM macros to read/write AUX Regs
|
|
* Essentially invocation of lr/sr insns from "C"
|
|
*/
|
|
|
|
#if 1
|
|
|
|
#define read_aux_reg(reg) __builtin_arc_lr(reg)
|
|
|
|
/* gcc builtin sr needs reg param to be long immediate */
|
|
#define write_aux_reg(reg_immed, val) \
|
|
__builtin_arc_sr((unsigned int)val, reg_immed)
|
|
|
|
#else
|
|
|
|
#define read_aux_reg(reg) \
|
|
({ \
|
|
unsigned int __ret; \
|
|
__asm__ __volatile__( \
|
|
" lr %0, [%1]" \
|
|
: "=r"(__ret) \
|
|
: "i"(reg)); \
|
|
__ret; \
|
|
})
|
|
|
|
/*
|
|
* Aux Reg address is specified as long immediate by caller
|
|
* e.g.
|
|
* write_aux_reg(0x69, some_val);
|
|
* This generates tightest code.
|
|
*/
|
|
#define write_aux_reg(reg_imm, val) \
|
|
({ \
|
|
__asm__ __volatile__( \
|
|
" sr %0, [%1] \n" \
|
|
: \
|
|
: "ir"(val), "i"(reg_imm)); \
|
|
})
|
|
|
|
/*
|
|
* Aux Reg address is specified in a variable
|
|
* * e.g.
|
|
* reg_num = 0x69
|
|
* write_aux_reg2(reg_num, some_val);
|
|
* This has to generate glue code to load the reg num from
|
|
* memory to a reg hence not recommended.
|
|
*/
|
|
#define write_aux_reg2(reg_in_var, val) \
|
|
({ \
|
|
unsigned int tmp; \
|
|
\
|
|
__asm__ __volatile__( \
|
|
" ld %0, [%2] \n\t" \
|
|
" sr %1, [%0] \n\t" \
|
|
: "=&r"(tmp) \
|
|
: "r"(val), "memory"(®_in_var)); \
|
|
})
|
|
|
|
#endif
|
|
|
|
#define READ_BCR(reg, into) \
|
|
{ \
|
|
unsigned int tmp; \
|
|
tmp = read_aux_reg(reg); \
|
|
if (sizeof(tmp) == sizeof(into)) { \
|
|
into = *((typeof(into) *)&tmp); \
|
|
} else { \
|
|
extern void bogus_undefined(void); \
|
|
bogus_undefined(); \
|
|
} \
|
|
}
|
|
|
|
#define WRITE_BCR(reg, into) \
|
|
{ \
|
|
unsigned int tmp; \
|
|
if (sizeof(tmp) == sizeof(into)) { \
|
|
tmp = (*(unsigned int *)(into)); \
|
|
write_aux_reg(reg, tmp); \
|
|
} else { \
|
|
extern void bogus_undefined(void); \
|
|
bogus_undefined(); \
|
|
} \
|
|
}
|
|
|
|
/* Helpers */
|
|
#define TO_KB(bytes) ((bytes) >> 10)
|
|
#define TO_MB(bytes) (TO_KB(bytes) >> 10)
|
|
#define PAGES_TO_KB(n_pages) ((n_pages) << (PAGE_SHIFT - 10))
|
|
#define PAGES_TO_MB(n_pages) (PAGES_TO_KB(n_pages) >> 10)
|
|
|
|
#ifdef CONFIG_ARC_FPU_SAVE_RESTORE
|
|
/* These DPFP regs need to be saved/restored across ctx-sw */
|
|
struct arc_fpu {
|
|
struct {
|
|
unsigned int l, h;
|
|
} aux_dpfp[2];
|
|
};
|
|
#endif
|
|
|
|
/*
|
|
***************************************************************
|
|
* Build Configuration Registers, with encoded hardware config
|
|
*/
|
|
struct bcr_identity {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int chip_id:16, cpu_id:8, family:8;
|
|
#else
|
|
unsigned int family:8, cpu_id:8, chip_id:16;
|
|
#endif
|
|
};
|
|
|
|
#define EXTN_SWAP_VALID 0x1
|
|
#define EXTN_NORM_VALID 0x2
|
|
#define EXTN_MINMAX_VALID 0x2
|
|
#define EXTN_BARREL_VALID 0x2
|
|
|
|
struct bcr_extn {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int pad:20, crc:1, ext_arith:2, mul:2, barrel:2, minmax:2,
|
|
norm:2, swap:1;
|
|
#else
|
|
unsigned int swap:1, norm:2, minmax:2, barrel:2, mul:2, ext_arith:2,
|
|
crc:1, pad:20;
|
|
#endif
|
|
};
|
|
|
|
/* DSP Options Ref Manual */
|
|
struct bcr_extn_mac_mul {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int pad:16, type:8, ver:8;
|
|
#else
|
|
unsigned int ver:8, type:8, pad:16;
|
|
#endif
|
|
};
|
|
|
|
struct bcr_extn_xymem {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int ram_org:2, num_banks:4, bank_sz:4, ver:8;
|
|
#else
|
|
unsigned int ver:8, bank_sz:4, num_banks:4, ram_org:2;
|
|
#endif
|
|
};
|
|
|
|
struct bcr_perip {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int start:8, pad2:8, sz:8, pad:8;
|
|
#else
|
|
unsigned int pad:8, sz:8, pad2:8, start:8;
|
|
#endif
|
|
};
|
|
struct bcr_iccm {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int base:16, pad:5, sz:3, ver:8;
|
|
#else
|
|
unsigned int ver:8, sz:3, pad:5, base:16;
|
|
#endif
|
|
};
|
|
|
|
/* DCCM Base Address Register: ARC_REG_DCCMBASE_BCR */
|
|
struct bcr_dccm_base {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int addr:24, ver:8;
|
|
#else
|
|
unsigned int ver:8, addr:24;
|
|
#endif
|
|
};
|
|
|
|
/* DCCM RAM Configuration Register: ARC_REG_DCCM_BCR */
|
|
struct bcr_dccm {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int res:21, sz:3, ver:8;
|
|
#else
|
|
unsigned int ver:8, sz:3, res:21;
|
|
#endif
|
|
};
|
|
|
|
/* Both SP and DP FPU BCRs have same format */
|
|
struct bcr_fp {
|
|
#ifdef CONFIG_CPU_BIG_ENDIAN
|
|
unsigned int fast:1, ver:8;
|
|
#else
|
|
unsigned int ver:8, fast:1;
|
|
#endif
|
|
};
|
|
|
|
/*
|
|
*******************************************************************
|
|
* Generic structures to hold build configuration used at runtime
|
|
*/
|
|
|
|
struct cpuinfo_arc_mmu {
|
|
unsigned int ver, pg_sz, sets, ways, u_dtlb, u_itlb, num_tlb;
|
|
};
|
|
|
|
struct cpuinfo_arc_cache {
|
|
unsigned int sz, line_len, assoc, ver;
|
|
};
|
|
|
|
struct cpuinfo_arc_ccm {
|
|
unsigned int base_addr, sz;
|
|
};
|
|
|
|
struct cpuinfo_arc {
|
|
struct cpuinfo_arc_cache icache, dcache;
|
|
struct cpuinfo_arc_mmu mmu;
|
|
struct bcr_identity core;
|
|
unsigned int timers;
|
|
unsigned int vec_base;
|
|
unsigned int uncached_base;
|
|
struct cpuinfo_arc_ccm iccm, dccm;
|
|
struct bcr_extn extn;
|
|
struct bcr_extn_xymem extn_xymem;
|
|
struct bcr_extn_mac_mul extn_mac_mul;
|
|
struct bcr_fp fp, dpfp;
|
|
};
|
|
|
|
extern struct cpuinfo_arc cpuinfo_arc700[];
|
|
|
|
#endif /* __ASEMBLY__ */
|
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
#endif /* _ASM_ARC_ARCREGS_H */
|