mirror of
https://github.com/torvalds/linux.git
synced 2024-11-15 16:41:58 +00:00
962d69ed6f
Add better support for flushing the cache's on some ColdFire processors. The 5249 cache code is now enabled (it was stubbed out), it really is needed. Add support for the 527x and 528x families - we only use the simple instruction cache on them. Signed-off-by: Greg Ungerer <gerg@uclinux.com> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
77 lines
2.2 KiB
C
77 lines
2.2 KiB
C
#ifndef _M68KNOMMU_CACHEFLUSH_H
|
|
#define _M68KNOMMU_CACHEFLUSH_H
|
|
|
|
/*
|
|
* (C) Copyright 2000-2004, Greg Ungerer <gerg@snapgear.com>
|
|
*/
|
|
#include <linux/mm.h>
|
|
|
|
#define flush_cache_all() __flush_cache_all()
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) __flush_cache_all()
|
|
#define flush_cache_page(vma, vmaddr) do { } while (0)
|
|
#define flush_dcache_range(start,len) __flush_cache_all()
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#define flush_icache_range(start,len) __flush_cache_all()
|
|
#define flush_icache_page(vma,pg) do { } while (0)
|
|
#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
|
|
#define flush_cache_vmap(start, end) do { } while (0)
|
|
#define flush_cache_vunmap(start, end) do { } while (0)
|
|
|
|
#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
|
|
memcpy(dst, src, len)
|
|
#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
|
|
memcpy(dst, src, len)
|
|
|
|
extern inline void __flush_cache_all(void)
|
|
{
|
|
#ifdef CONFIG_M5407
|
|
/*
|
|
* Use cpushl to push and invalidate all cache lines.
|
|
* Gas doesn't seem to know how to generate the ColdFire
|
|
* cpushl instruction... Oh well, bit stuff it for now.
|
|
*/
|
|
__asm__ __volatile__ (
|
|
"nop\n\t"
|
|
"clrl %%d0\n\t"
|
|
"1:\n\t"
|
|
"movel %%d0,%%a0\n\t"
|
|
"2:\n\t"
|
|
".word 0xf468\n\t"
|
|
"addl #0x10,%%a0\n\t"
|
|
"cmpl #0x00000800,%%a0\n\t"
|
|
"blt 2b\n\t"
|
|
"addql #1,%%d0\n\t"
|
|
"cmpil #4,%%d0\n\t"
|
|
"bne 1b\n\t"
|
|
"movel #0xb6088500,%%d0\n\t"
|
|
"movec %%d0,%%CACR\n\t"
|
|
: : : "d0", "a0" );
|
|
#endif /* CONFIG_M5407 */
|
|
#if defined(CONFIG_M527x) || defined(CONFIG_M528x)
|
|
__asm__ __volatile__ (
|
|
"movel #0x81400100, %%d0\n\t"
|
|
"movec %%d0, %%CACR\n\t"
|
|
"nop\n\t"
|
|
: : : "d0" );
|
|
#endif /* CONFIG_M527x || CONFIG_M528x */
|
|
#ifdef CONFIG_M5272
|
|
__asm__ __volatile__ (
|
|
"movel #0x01000000, %%d0\n\t"
|
|
"movec %%d0, %%CACR\n\t"
|
|
"nop\n\t"
|
|
: : : "d0" );
|
|
#endif /* CONFIG_M5272 */
|
|
#if CONFIG_M5249
|
|
__asm__ __volatile__ (
|
|
"movel #0xa1000200, %%d0\n\t"
|
|
"movec %%d0, %%CACR\n\t"
|
|
"nop\n\t"
|
|
: : : "d0" );
|
|
#endif /* CONFIG_M5249 */
|
|
}
|
|
|
|
#endif /* _M68KNOMMU_CACHEFLUSH_H */
|