Kefeng Wang 97a0310823 riscv: Select ARCH_USE_MEMTEST ... As of commit dce4456619 ("mm/memtest: add ARCH_USE_MEMTEST"), architectures must select ARCH_USE_MEMTESET to enable CONFIG_MEMTEST. Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com> Fixes: f6e5aedf47 ("riscv: Add support for memtest") Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>		2021-05-22 18:59:27 -07:00
..
boot	RISC-V Patches for the 5.13 Merge Window, Part 1	2021-05-06 09:24:18 -07:00
configs	RISC-V: Enable Microchip PolarFire ICICLE SoC	2021-04-26 08:31:32 -07:00
errata	riscv: sifive: Apply errata "cip-1200" patch	2021-04-26 08:24:58 -07:00
include	riscv: Consistify protect_kernel_linear_mapping_text_rodata() use	2021-05-06 09:40:15 -07:00
kernel	riscv: stacktrace: fix the riscv stacktrace when CONFIG_FRAME_POINTER enabled	2021-05-22 18:59:20 -07:00
lib	riscv: Add support for function error injection	2021-01-14 15:09:09 -08:00
mm	riscv: Consistify protect_kernel_linear_mapping_text_rodata() use	2021-05-06 09:40:15 -07:00
net	riscv: bpf: Avoid breaking W^X	2021-04-26 08:25:14 -07:00
Kbuild	riscv: Allow device trees to be built into the kernel	2020-05-18 11:38:05 -07:00
Kconfig	riscv: Select ARCH_USE_MEMTEST	2021-05-22 18:59:27 -07:00
Kconfig.debug	RISC-V: Remove EARLY_PRINTK support	2018-12-17 10:23:46 -08:00
Kconfig.erratas	riscv: enable SiFive errata CIP-453 and CIP-1200 Kconfig only if CONFIG_64BIT=y	2021-05-06 09:40:13 -07:00
Kconfig.socs	RISC-V Patches for the 5.13 Merge Window, Part 1	2021-05-06 09:24:18 -07:00
Makefile	RISC-V: enable XIP	2021-04-26 08:31:28 -07:00