mirror of
https://github.com/torvalds/linux.git
synced 2024-11-15 16:41:58 +00:00
6134b2cbb0
also, check for a valid pad_ctrl_ofs before changing the pad control register. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
123 lines
3.1 KiB
C
123 lines
3.1 KiB
C
/*
|
|
* Copyright (C) 1999,2000 Arm Limited
|
|
* Copyright (C) 2000 Deep Blue Solutions Ltd
|
|
* Copyright (C) 2002 Shane Nay (shane@minirl.com)
|
|
* Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
* - add MX31 specific definitions
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/mm.h>
|
|
#include <linux/init.h>
|
|
#include <linux/err.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
#include <mach/common.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iomux-v3.h>
|
|
|
|
/*!
|
|
* @file mm.c
|
|
*
|
|
* @brief This file creates static virtual to physical mappings, common to all MX3 boards.
|
|
*
|
|
* @ingroup Memory
|
|
*/
|
|
|
|
/*!
|
|
* This table defines static virtual address mappings for I/O regions.
|
|
* These are the mappings common across all MX3 boards.
|
|
*/
|
|
static struct map_desc mxc_io_desc[] __initdata = {
|
|
{
|
|
.virtual = X_MEMC_BASE_ADDR_VIRT,
|
|
.pfn = __phys_to_pfn(X_MEMC_BASE_ADDR),
|
|
.length = X_MEMC_SIZE,
|
|
.type = MT_DEVICE
|
|
}, {
|
|
.virtual = AVIC_BASE_ADDR_VIRT,
|
|
.pfn = __phys_to_pfn(AVIC_BASE_ADDR),
|
|
.length = AVIC_SIZE,
|
|
.type = MT_DEVICE_NONSHARED
|
|
}, {
|
|
.virtual = AIPS1_BASE_ADDR_VIRT,
|
|
.pfn = __phys_to_pfn(AIPS1_BASE_ADDR),
|
|
.length = AIPS1_SIZE,
|
|
.type = MT_DEVICE_NONSHARED
|
|
}, {
|
|
.virtual = AIPS2_BASE_ADDR_VIRT,
|
|
.pfn = __phys_to_pfn(AIPS2_BASE_ADDR),
|
|
.length = AIPS2_SIZE,
|
|
.type = MT_DEVICE_NONSHARED
|
|
},
|
|
};
|
|
|
|
/*!
|
|
* This function initializes the memory map. It is called during the
|
|
* system startup to create static physical to virtual memory mappings
|
|
* for the IO modules.
|
|
*/
|
|
void __init mx31_map_io(void)
|
|
{
|
|
mxc_set_cpu_type(MXC_CPU_MX31);
|
|
mxc_arch_reset_init(IO_ADDRESS(WDOG_BASE_ADDR));
|
|
|
|
iotable_init(mxc_io_desc, ARRAY_SIZE(mxc_io_desc));
|
|
}
|
|
|
|
void __init mx35_map_io(void)
|
|
{
|
|
mxc_set_cpu_type(MXC_CPU_MX35);
|
|
mxc_iomux_v3_init(IO_ADDRESS(IOMUXC_BASE_ADDR));
|
|
mxc_arch_reset_init(IO_ADDRESS(WDOG_BASE_ADDR));
|
|
|
|
iotable_init(mxc_io_desc, ARRAY_SIZE(mxc_io_desc));
|
|
}
|
|
|
|
void __init mx31_init_irq(void)
|
|
{
|
|
mxc_init_irq(IO_ADDRESS(AVIC_BASE_ADDR));
|
|
}
|
|
|
|
void __init mx35_init_irq(void)
|
|
{
|
|
mx31_init_irq();
|
|
}
|
|
|
|
#ifdef CONFIG_CACHE_L2X0
|
|
static int mxc_init_l2x0(void)
|
|
{
|
|
void __iomem *l2x0_base;
|
|
|
|
l2x0_base = ioremap(L2CC_BASE_ADDR, 4096);
|
|
if (IS_ERR(l2x0_base)) {
|
|
printk(KERN_ERR "remapping L2 cache area failed with %ld\n",
|
|
PTR_ERR(l2x0_base));
|
|
return 0;
|
|
}
|
|
|
|
l2x0_init(l2x0_base, 0x00030024, 0x00000000);
|
|
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(mxc_init_l2x0);
|
|
#endif
|
|
|