mirror of
https://github.com/torvalds/linux.git
synced 2024-11-15 08:31:55 +00:00
4fa9c49f4d
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details the full gnu general public license is included in this distribution in the file called copying this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope [that] it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details the full gnu general public license is included in this distribution in the file called copying extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 57 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141901.515993066@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
92 lines
2.3 KiB
C
92 lines
2.3 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright(c) 2015 EZchip Technologies.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <asm/mach_desc.h>
|
|
#include <plat/mtm.h>
|
|
|
|
static void __init eznps_configure_msu(void)
|
|
{
|
|
int cpu;
|
|
struct nps_host_reg_msu_en_cfg msu_en_cfg = {.value = 0};
|
|
|
|
msu_en_cfg.msu_en = 1;
|
|
msu_en_cfg.ipi_en = 1;
|
|
msu_en_cfg.gim_0_en = 1;
|
|
msu_en_cfg.gim_1_en = 1;
|
|
|
|
/* enable IPI and GIM messages on all clusters */
|
|
for (cpu = 0 ; cpu < eznps_max_cpus; cpu += eznps_cpus_per_cluster)
|
|
iowrite32be(msu_en_cfg.value,
|
|
nps_host_reg(cpu, NPS_MSU_BLKID, NPS_MSU_EN_CFG));
|
|
}
|
|
|
|
static void __init eznps_configure_gim(void)
|
|
{
|
|
u32 reg_value;
|
|
u32 gim_int_lines;
|
|
struct nps_host_reg_gim_p_int_dst gim_p_int_dst = {.value = 0};
|
|
|
|
gim_int_lines = NPS_GIM_UART_LINE;
|
|
gim_int_lines |= NPS_GIM_DBG_LAN_EAST_TX_DONE_LINE;
|
|
gim_int_lines |= NPS_GIM_DBG_LAN_EAST_RX_RDY_LINE;
|
|
gim_int_lines |= NPS_GIM_DBG_LAN_WEST_TX_DONE_LINE;
|
|
gim_int_lines |= NPS_GIM_DBG_LAN_WEST_RX_RDY_LINE;
|
|
|
|
/*
|
|
* IRQ polarity
|
|
* low or high level
|
|
* negative or positive edge
|
|
*/
|
|
reg_value = ioread32be(REG_GIM_P_INT_POL_0);
|
|
reg_value &= ~gim_int_lines;
|
|
iowrite32be(reg_value, REG_GIM_P_INT_POL_0);
|
|
|
|
/* IRQ type level or edge */
|
|
reg_value = ioread32be(REG_GIM_P_INT_SENS_0);
|
|
reg_value |= NPS_GIM_DBG_LAN_EAST_TX_DONE_LINE;
|
|
reg_value |= NPS_GIM_DBG_LAN_WEST_TX_DONE_LINE;
|
|
iowrite32be(reg_value, REG_GIM_P_INT_SENS_0);
|
|
|
|
/*
|
|
* GIM interrupt select type for
|
|
* dbg_lan TX and RX interrupts
|
|
* should be type 1
|
|
* type 0 = IRQ line 6
|
|
* type 1 = IRQ line 7
|
|
*/
|
|
gim_p_int_dst.is = 1;
|
|
iowrite32be(gim_p_int_dst.value, REG_GIM_P_INT_DST_10);
|
|
iowrite32be(gim_p_int_dst.value, REG_GIM_P_INT_DST_11);
|
|
iowrite32be(gim_p_int_dst.value, REG_GIM_P_INT_DST_25);
|
|
iowrite32be(gim_p_int_dst.value, REG_GIM_P_INT_DST_26);
|
|
|
|
/*
|
|
* CTOP IRQ lines should be defined
|
|
* as blocking in GIM
|
|
*/
|
|
iowrite32be(gim_int_lines, REG_GIM_P_INT_BLK_0);
|
|
|
|
/* enable CTOP IRQ lines in GIM */
|
|
iowrite32be(gim_int_lines, REG_GIM_P_INT_EN_0);
|
|
}
|
|
|
|
static void __init eznps_early_init(void)
|
|
{
|
|
eznps_configure_msu();
|
|
eznps_configure_gim();
|
|
}
|
|
|
|
static const char *eznps_compat[] __initconst = {
|
|
"ezchip,arc-nps",
|
|
NULL,
|
|
};
|
|
|
|
MACHINE_START(NPS, "nps")
|
|
.dt_compat = eznps_compat,
|
|
.init_early = eznps_early_init,
|
|
MACHINE_END
|