Shaokun Zhang eb4f521325 drivers/perf: hisi: Fixup one DDRC PMU register offset ... For DDRC PMU, each PMU counter is fixed-purpose. There is a mismatch between perf list and driver definition on rw_chg event. # perf list | grep chg hisi_sccl1_ddrc0/rnk_chg/ [Kernel PMU event] hisi_sccl1_ddrc0/rw_chg/ [Kernel PMU event] But the register offset of rw_chg event is not defined in the driver, meanwhile bnk_chg register offset is mis-defined, let's fixup it. Fixes: 904dcf03f0 ("perf: hisi: Add support for HiSilicon SoC DDRC PMU driver") Cc: stable@vger.kernel.org Cc: John Garry <john.garry@huawei.com> Cc: Will Deacon <will.deacon@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Reported-by: Weijian Huang <huangweijian4@hisilicon.com> Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com> Signed-off-by: Will Deacon <will.deacon@arm.com>		2019-01-04 10:13:27 +00:00
..
hisilicon	drivers/perf: hisi: Fixup one DDRC PMU register offset	2019-01-04 10:13:27 +00:00
arm_dsu_pmu.c	perf: Fix sibling iteration	2018-03-16 20:44:12 +01:00
arm_pmu_acpi.c	arm_pmu: acpi: request IRQs up-front	2018-02-20 11:34:54 +00:00
arm_pmu_platform.c	perf: Convert to using %pOFn instead of device_node.name	2018-10-01 11:33:17 +01:00
arm_pmu.c	arm64: perf: Reject stand-alone CHAIN events for PMUv3	2018-10-12 15:25:17 +01:00
arm_spe_pmu.c	perf: arm_spe: handle devm_kasprintf() failure	2018-11-29 16:29:16 +00:00
arm-cci.c	perf/arm-cci: Remove VLA usage	2018-07-02 12:50:03 +01:00
arm-ccn.c	Char/Misc driver patches for 4.19-rc1	2018-08-18 11:04:51 -07:00
Kconfig	drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver	2018-12-06 13:03:17 +00:00
Makefile	drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver	2018-12-06 13:03:17 +00:00
qcom_l2_pmu.c	perf: Fix sibling iteration	2018-03-16 20:44:12 +01:00
qcom_l3_pmu.c	perf: Fix sibling iteration	2018-03-16 20:44:12 +01:00
thunderx2_pmu.c	drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver	2018-12-06 13:03:17 +00:00
xgene_pmu.c	drivers/perf: xgene: Add CPU hotplug support	2018-11-21 16:28:00 +00:00