mirror of
https://github.com/torvalds/linux.git
synced 2024-11-20 11:01:38 +00:00
612a9aab56
Pull drm merge (part 1) from Dave Airlie: "So first of all my tree and uapi stuff has a conflict mess, its my fault as the nouveau stuff didn't hit -next as were trying to rebase regressions out of it before we merged. Highlights: - SH mobile modesetting driver and associated helpers - some DRM core documentation - i915 modesetting rework, haswell hdmi, haswell and vlv fixes, write combined pte writing, ilk rc6 support, - nouveau: major driver rework into a hw core driver, makes features like SLI a lot saner to implement, - psb: add eDP/DP support for Cedarview - radeon: 2 layer page tables, async VM pte updates, better PLL selection for > 2 screens, better ACPI interactions The rest is general grab bag of fixes. So why part 1? well I have the exynos pull req which came in a bit late but was waiting for me to do something they shouldn't have and it looks fairly safe, and David Howells has some more header cleanups he'd like me to pull, that seem like a good idea, but I'd like to get this merge out of the way so -next dosen't get blocked." Tons of conflicts mostly due to silly include line changes, but mostly mindless. A few other small semantic conflicts too, noted from Dave's pre-merged branch. * 'drm-next' of git://people.freedesktop.org/~airlied/linux: (447 commits) drm/nv98/crypt: fix fuc build with latest envyas drm/nouveau/devinit: fixup various issues with subdev ctor/init ordering drm/nv41/vm: fix and enable use of "real" pciegart drm/nv44/vm: fix and enable use of "real" pciegart drm/nv04/dmaobj: fixup vm target handling in preparation for nv4x pcie drm/nouveau: store supported dma mask in vmmgr drm/nvc0/ibus: initial implementation of subdev drm/nouveau/therm: add support for fan-control modes drm/nouveau/hwmon: rename pwm0* to pmw1* to follow hwmon's rules drm/nouveau/therm: calculate the pwm divisor on nv50+ drm/nouveau/fan: rewrite the fan tachometer driver to get more precision, faster drm/nouveau/therm: move thermal-related functions to the therm subdev drm/nouveau/bios: parse the pwm divisor from the perf table drm/nouveau/therm: use the EXTDEV table to detect i2c monitoring devices drm/nouveau/therm: rework thermal table parsing drm/nouveau/gpio: expose the PWM/TOGGLE parameter found in the gpio vbios table drm/nouveau: fix pm initialization order drm/nouveau/bios: check that fixed tvdac gpio data is valid before using it drm/nouveau: log channel debug/error messages from client object rather than drm client drm/nouveau: have drm debugging macros build on top of core macros ...
356 lines
8.8 KiB
C
356 lines
8.8 KiB
C
/*
|
|
* Copyright 2012 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
* of the Software.
|
|
*
|
|
*/
|
|
/*
|
|
* Authors: Dave Airlie <airlied@redhat.com>
|
|
*/
|
|
#ifndef __AST_DRV_H__
|
|
#define __AST_DRV_H__
|
|
|
|
#include <drm/drm_fb_helper.h>
|
|
|
|
#include <drm/ttm/ttm_bo_api.h>
|
|
#include <drm/ttm/ttm_bo_driver.h>
|
|
#include <drm/ttm/ttm_placement.h>
|
|
#include <drm/ttm/ttm_memory.h>
|
|
#include <drm/ttm/ttm_module.h>
|
|
|
|
#include <linux/i2c.h>
|
|
#include <linux/i2c-algo-bit.h>
|
|
|
|
#define DRIVER_AUTHOR "Dave Airlie"
|
|
|
|
#define DRIVER_NAME "ast"
|
|
#define DRIVER_DESC "AST"
|
|
#define DRIVER_DATE "20120228"
|
|
|
|
#define DRIVER_MAJOR 0
|
|
#define DRIVER_MINOR 1
|
|
#define DRIVER_PATCHLEVEL 0
|
|
|
|
#define PCI_CHIP_AST2000 0x2000
|
|
#define PCI_CHIP_AST2100 0x2010
|
|
#define PCI_CHIP_AST1180 0x1180
|
|
|
|
|
|
enum ast_chip {
|
|
AST2000,
|
|
AST2100,
|
|
AST1100,
|
|
AST2200,
|
|
AST2150,
|
|
AST2300,
|
|
AST1180,
|
|
};
|
|
|
|
#define AST_DRAM_512Mx16 0
|
|
#define AST_DRAM_1Gx16 1
|
|
#define AST_DRAM_512Mx32 2
|
|
#define AST_DRAM_1Gx32 3
|
|
#define AST_DRAM_2Gx16 6
|
|
#define AST_DRAM_4Gx16 7
|
|
|
|
struct ast_fbdev;
|
|
|
|
struct ast_private {
|
|
struct drm_device *dev;
|
|
|
|
void __iomem *regs;
|
|
void __iomem *ioregs;
|
|
|
|
enum ast_chip chip;
|
|
bool vga2_clone;
|
|
uint32_t dram_bus_width;
|
|
uint32_t dram_type;
|
|
uint32_t mclk;
|
|
uint32_t vram_size;
|
|
|
|
struct ast_fbdev *fbdev;
|
|
|
|
int fb_mtrr;
|
|
|
|
struct {
|
|
struct drm_global_reference mem_global_ref;
|
|
struct ttm_bo_global_ref bo_global_ref;
|
|
struct ttm_bo_device bdev;
|
|
} ttm;
|
|
|
|
struct drm_gem_object *cursor_cache;
|
|
uint64_t cursor_cache_gpu_addr;
|
|
struct ttm_bo_kmap_obj cache_kmap;
|
|
int next_cursor;
|
|
};
|
|
|
|
int ast_driver_load(struct drm_device *dev, unsigned long flags);
|
|
int ast_driver_unload(struct drm_device *dev);
|
|
|
|
struct ast_gem_object;
|
|
|
|
#define AST_IO_AR_PORT_WRITE (0x40)
|
|
#define AST_IO_MISC_PORT_WRITE (0x42)
|
|
#define AST_IO_SEQ_PORT (0x44)
|
|
#define AST_DAC_INDEX_READ (0x3c7)
|
|
#define AST_IO_DAC_INDEX_WRITE (0x48)
|
|
#define AST_IO_DAC_DATA (0x49)
|
|
#define AST_IO_GR_PORT (0x4E)
|
|
#define AST_IO_CRTC_PORT (0x54)
|
|
#define AST_IO_INPUT_STATUS1_READ (0x5A)
|
|
#define AST_IO_MISC_PORT_READ (0x4C)
|
|
|
|
#define __ast_read(x) \
|
|
static inline u##x ast_read##x(struct ast_private *ast, u32 reg) { \
|
|
u##x val = 0;\
|
|
val = ioread##x(ast->regs + reg); \
|
|
return val;\
|
|
}
|
|
|
|
__ast_read(8);
|
|
__ast_read(16);
|
|
__ast_read(32)
|
|
|
|
#define __ast_io_read(x) \
|
|
static inline u##x ast_io_read##x(struct ast_private *ast, u32 reg) { \
|
|
u##x val = 0;\
|
|
val = ioread##x(ast->ioregs + reg); \
|
|
return val;\
|
|
}
|
|
|
|
__ast_io_read(8);
|
|
__ast_io_read(16);
|
|
__ast_io_read(32);
|
|
|
|
#define __ast_write(x) \
|
|
static inline void ast_write##x(struct ast_private *ast, u32 reg, u##x val) {\
|
|
iowrite##x(val, ast->regs + reg);\
|
|
}
|
|
|
|
__ast_write(8);
|
|
__ast_write(16);
|
|
__ast_write(32);
|
|
|
|
#define __ast_io_write(x) \
|
|
static inline void ast_io_write##x(struct ast_private *ast, u32 reg, u##x val) {\
|
|
iowrite##x(val, ast->ioregs + reg);\
|
|
}
|
|
|
|
__ast_io_write(8);
|
|
__ast_io_write(16);
|
|
#undef __ast_io_write
|
|
|
|
static inline void ast_set_index_reg(struct ast_private *ast,
|
|
uint32_t base, uint8_t index,
|
|
uint8_t val)
|
|
{
|
|
ast_io_write16(ast, base, ((u16)val << 8) | index);
|
|
}
|
|
|
|
void ast_set_index_reg_mask(struct ast_private *ast,
|
|
uint32_t base, uint8_t index,
|
|
uint8_t mask, uint8_t val);
|
|
uint8_t ast_get_index_reg(struct ast_private *ast,
|
|
uint32_t base, uint8_t index);
|
|
uint8_t ast_get_index_reg_mask(struct ast_private *ast,
|
|
uint32_t base, uint8_t index, uint8_t mask);
|
|
|
|
static inline void ast_open_key(struct ast_private *ast)
|
|
{
|
|
ast_set_index_reg_mask(ast, AST_IO_CRTC_PORT, 0xA1, 0xFF, 0x04);
|
|
}
|
|
|
|
#define AST_VIDMEM_SIZE_8M 0x00800000
|
|
#define AST_VIDMEM_SIZE_16M 0x01000000
|
|
#define AST_VIDMEM_SIZE_32M 0x02000000
|
|
#define AST_VIDMEM_SIZE_64M 0x04000000
|
|
#define AST_VIDMEM_SIZE_128M 0x08000000
|
|
|
|
#define AST_VIDMEM_DEFAULT_SIZE AST_VIDMEM_SIZE_8M
|
|
|
|
#define AST_MAX_HWC_WIDTH 64
|
|
#define AST_MAX_HWC_HEIGHT 64
|
|
|
|
#define AST_HWC_SIZE (AST_MAX_HWC_WIDTH*AST_MAX_HWC_HEIGHT*2)
|
|
#define AST_HWC_SIGNATURE_SIZE 32
|
|
|
|
#define AST_DEFAULT_HWC_NUM 2
|
|
/* define for signature structure */
|
|
#define AST_HWC_SIGNATURE_CHECKSUM 0x00
|
|
#define AST_HWC_SIGNATURE_SizeX 0x04
|
|
#define AST_HWC_SIGNATURE_SizeY 0x08
|
|
#define AST_HWC_SIGNATURE_X 0x0C
|
|
#define AST_HWC_SIGNATURE_Y 0x10
|
|
#define AST_HWC_SIGNATURE_HOTSPOTX 0x14
|
|
#define AST_HWC_SIGNATURE_HOTSPOTY 0x18
|
|
|
|
|
|
struct ast_i2c_chan {
|
|
struct i2c_adapter adapter;
|
|
struct drm_device *dev;
|
|
struct i2c_algo_bit_data bit;
|
|
};
|
|
|
|
struct ast_connector {
|
|
struct drm_connector base;
|
|
struct ast_i2c_chan *i2c;
|
|
};
|
|
|
|
struct ast_crtc {
|
|
struct drm_crtc base;
|
|
u8 lut_r[256], lut_g[256], lut_b[256];
|
|
struct drm_gem_object *cursor_bo;
|
|
uint64_t cursor_addr;
|
|
int cursor_width, cursor_height;
|
|
u8 offset_x, offset_y;
|
|
};
|
|
|
|
struct ast_encoder {
|
|
struct drm_encoder base;
|
|
};
|
|
|
|
struct ast_framebuffer {
|
|
struct drm_framebuffer base;
|
|
struct drm_gem_object *obj;
|
|
};
|
|
|
|
struct ast_fbdev {
|
|
struct drm_fb_helper helper;
|
|
struct ast_framebuffer afb;
|
|
struct list_head fbdev_list;
|
|
void *sysram;
|
|
int size;
|
|
struct ttm_bo_kmap_obj mapping;
|
|
};
|
|
|
|
#define to_ast_crtc(x) container_of(x, struct ast_crtc, base)
|
|
#define to_ast_connector(x) container_of(x, struct ast_connector, base)
|
|
#define to_ast_encoder(x) container_of(x, struct ast_encoder, base)
|
|
#define to_ast_framebuffer(x) container_of(x, struct ast_framebuffer, base)
|
|
|
|
struct ast_vbios_stdtable {
|
|
u8 misc;
|
|
u8 seq[4];
|
|
u8 crtc[25];
|
|
u8 ar[20];
|
|
u8 gr[9];
|
|
};
|
|
|
|
struct ast_vbios_enhtable {
|
|
u32 ht;
|
|
u32 hde;
|
|
u32 hfp;
|
|
u32 hsync;
|
|
u32 vt;
|
|
u32 vde;
|
|
u32 vfp;
|
|
u32 vsync;
|
|
u32 dclk_index;
|
|
u32 flags;
|
|
u32 refresh_rate;
|
|
u32 refresh_rate_index;
|
|
u32 mode_id;
|
|
};
|
|
|
|
struct ast_vbios_dclk_info {
|
|
u8 param1;
|
|
u8 param2;
|
|
u8 param3;
|
|
};
|
|
|
|
struct ast_vbios_mode_info {
|
|
struct ast_vbios_stdtable *std_table;
|
|
struct ast_vbios_enhtable *enh_table;
|
|
};
|
|
|
|
extern int ast_mode_init(struct drm_device *dev);
|
|
extern void ast_mode_fini(struct drm_device *dev);
|
|
|
|
int ast_framebuffer_init(struct drm_device *dev,
|
|
struct ast_framebuffer *ast_fb,
|
|
struct drm_mode_fb_cmd2 *mode_cmd,
|
|
struct drm_gem_object *obj);
|
|
|
|
int ast_fbdev_init(struct drm_device *dev);
|
|
void ast_fbdev_fini(struct drm_device *dev);
|
|
void ast_fbdev_set_suspend(struct drm_device *dev, int state);
|
|
|
|
struct ast_bo {
|
|
struct ttm_buffer_object bo;
|
|
struct ttm_placement placement;
|
|
struct ttm_bo_kmap_obj kmap;
|
|
struct drm_gem_object gem;
|
|
u32 placements[3];
|
|
int pin_count;
|
|
};
|
|
#define gem_to_ast_bo(gobj) container_of((gobj), struct ast_bo, gem)
|
|
|
|
static inline struct ast_bo *
|
|
ast_bo(struct ttm_buffer_object *bo)
|
|
{
|
|
return container_of(bo, struct ast_bo, bo);
|
|
}
|
|
|
|
|
|
#define to_ast_obj(x) container_of(x, struct ast_gem_object, base)
|
|
|
|
#define AST_MM_ALIGN_SHIFT 4
|
|
#define AST_MM_ALIGN_MASK ((1 << AST_MM_ALIGN_SHIFT) - 1)
|
|
|
|
extern int ast_dumb_create(struct drm_file *file,
|
|
struct drm_device *dev,
|
|
struct drm_mode_create_dumb *args);
|
|
extern int ast_dumb_destroy(struct drm_file *file,
|
|
struct drm_device *dev,
|
|
uint32_t handle);
|
|
|
|
extern int ast_gem_init_object(struct drm_gem_object *obj);
|
|
extern void ast_gem_free_object(struct drm_gem_object *obj);
|
|
extern int ast_dumb_mmap_offset(struct drm_file *file,
|
|
struct drm_device *dev,
|
|
uint32_t handle,
|
|
uint64_t *offset);
|
|
|
|
#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
|
|
|
|
int ast_mm_init(struct ast_private *ast);
|
|
void ast_mm_fini(struct ast_private *ast);
|
|
|
|
int ast_bo_create(struct drm_device *dev, int size, int align,
|
|
uint32_t flags, struct ast_bo **pastbo);
|
|
|
|
int ast_gem_create(struct drm_device *dev,
|
|
u32 size, bool iskernel,
|
|
struct drm_gem_object **obj);
|
|
|
|
int ast_bo_pin(struct ast_bo *bo, u32 pl_flag, u64 *gpu_addr);
|
|
int ast_bo_unpin(struct ast_bo *bo);
|
|
|
|
int ast_bo_reserve(struct ast_bo *bo, bool no_wait);
|
|
void ast_bo_unreserve(struct ast_bo *bo);
|
|
void ast_ttm_placement(struct ast_bo *bo, int domain);
|
|
int ast_bo_push_sysram(struct ast_bo *bo);
|
|
int ast_mmap(struct file *filp, struct vm_area_struct *vma);
|
|
|
|
/* ast post */
|
|
void ast_post_gpu(struct drm_device *dev);
|
|
#endif
|