mirror of
https://github.com/torvalds/linux.git
synced 2024-11-19 02:21:47 +00:00
16a665f805
USB register base address and sizes defined in iomap.h are not used in any files other than board-dt-tegra20.c. Hence removed those defines from header file and using the absolute values in board files. Signed-off-by: Venu Byravarasu <vbyravarasu@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
301 lines
7.6 KiB
C
301 lines
7.6 KiB
C
/*
|
|
* Copyright (C) 2010 Google, Inc.
|
|
*
|
|
* Author:
|
|
* Colin Cross <ccross@google.com>
|
|
* Erik Gilling <konkers@google.com>
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __MACH_TEGRA_IOMAP_H
|
|
#define __MACH_TEGRA_IOMAP_H
|
|
|
|
#include <asm/sizes.h>
|
|
|
|
#define TEGRA_IRAM_BASE 0x40000000
|
|
#define TEGRA_IRAM_SIZE SZ_256K
|
|
|
|
#define TEGRA_HOST1X_BASE 0x50000000
|
|
#define TEGRA_HOST1X_SIZE 0x24000
|
|
|
|
#define TEGRA_ARM_PERIF_BASE 0x50040000
|
|
#define TEGRA_ARM_PERIF_SIZE SZ_8K
|
|
|
|
#define TEGRA_ARM_PL310_BASE 0x50043000
|
|
#define TEGRA_ARM_PL310_SIZE SZ_4K
|
|
|
|
#define TEGRA_ARM_INT_DIST_BASE 0x50041000
|
|
#define TEGRA_ARM_INT_DIST_SIZE SZ_4K
|
|
|
|
#define TEGRA_MPE_BASE 0x54040000
|
|
#define TEGRA_MPE_SIZE SZ_256K
|
|
|
|
#define TEGRA_VI_BASE 0x54080000
|
|
#define TEGRA_VI_SIZE SZ_256K
|
|
|
|
#define TEGRA_ISP_BASE 0x54100000
|
|
#define TEGRA_ISP_SIZE SZ_256K
|
|
|
|
#define TEGRA_DISPLAY_BASE 0x54200000
|
|
#define TEGRA_DISPLAY_SIZE SZ_256K
|
|
|
|
#define TEGRA_DISPLAY2_BASE 0x54240000
|
|
#define TEGRA_DISPLAY2_SIZE SZ_256K
|
|
|
|
#define TEGRA_HDMI_BASE 0x54280000
|
|
#define TEGRA_HDMI_SIZE SZ_256K
|
|
|
|
#define TEGRA_GART_BASE 0x58000000
|
|
#define TEGRA_GART_SIZE SZ_32M
|
|
|
|
#define TEGRA_RES_SEMA_BASE 0x60001000
|
|
#define TEGRA_RES_SEMA_SIZE SZ_4K
|
|
|
|
#define TEGRA_PRIMARY_ICTLR_BASE 0x60004000
|
|
#define TEGRA_PRIMARY_ICTLR_SIZE SZ_64
|
|
|
|
#define TEGRA_SECONDARY_ICTLR_BASE 0x60004100
|
|
#define TEGRA_SECONDARY_ICTLR_SIZE SZ_64
|
|
|
|
#define TEGRA_TERTIARY_ICTLR_BASE 0x60004200
|
|
#define TEGRA_TERTIARY_ICTLR_SIZE SZ_64
|
|
|
|
#define TEGRA_QUATERNARY_ICTLR_BASE 0x60004300
|
|
#define TEGRA_QUATERNARY_ICTLR_SIZE SZ_64
|
|
|
|
#define TEGRA_QUINARY_ICTLR_BASE 0x60004400
|
|
#define TEGRA_QUINARY_ICTLR_SIZE SZ_64
|
|
|
|
#define TEGRA_TMR1_BASE 0x60005000
|
|
#define TEGRA_TMR1_SIZE SZ_8
|
|
|
|
#define TEGRA_TMR2_BASE 0x60005008
|
|
#define TEGRA_TMR2_SIZE SZ_8
|
|
|
|
#define TEGRA_TMRUS_BASE 0x60005010
|
|
#define TEGRA_TMRUS_SIZE SZ_64
|
|
|
|
#define TEGRA_TMR3_BASE 0x60005050
|
|
#define TEGRA_TMR3_SIZE SZ_8
|
|
|
|
#define TEGRA_TMR4_BASE 0x60005058
|
|
#define TEGRA_TMR4_SIZE SZ_8
|
|
|
|
#define TEGRA_CLK_RESET_BASE 0x60006000
|
|
#define TEGRA_CLK_RESET_SIZE SZ_4K
|
|
|
|
#define TEGRA_FLOW_CTRL_BASE 0x60007000
|
|
#define TEGRA_FLOW_CTRL_SIZE 20
|
|
|
|
#define TEGRA_AHB_DMA_BASE 0x60008000
|
|
#define TEGRA_AHB_DMA_SIZE SZ_4K
|
|
|
|
#define TEGRA_AHB_DMA_CH0_BASE 0x60009000
|
|
#define TEGRA_AHB_DMA_CH0_SIZE 32
|
|
|
|
#define TEGRA_APB_DMA_BASE 0x6000A000
|
|
#define TEGRA_APB_DMA_SIZE SZ_4K
|
|
|
|
#define TEGRA_APB_DMA_CH0_BASE 0x6000B000
|
|
#define TEGRA_APB_DMA_CH0_SIZE 32
|
|
|
|
#define TEGRA_AHB_GIZMO_BASE 0x6000C004
|
|
#define TEGRA_AHB_GIZMO_SIZE 0x10C
|
|
|
|
#define TEGRA_SB_BASE 0x6000C200
|
|
#define TEGRA_SB_SIZE 256
|
|
|
|
#define TEGRA_STATMON_BASE 0x6000C400
|
|
#define TEGRA_STATMON_SIZE SZ_1K
|
|
|
|
#define TEGRA_GPIO_BASE 0x6000D000
|
|
#define TEGRA_GPIO_SIZE SZ_4K
|
|
|
|
#define TEGRA_EXCEPTION_VECTORS_BASE 0x6000F000
|
|
#define TEGRA_EXCEPTION_VECTORS_SIZE SZ_4K
|
|
|
|
#define TEGRA_APB_MISC_BASE 0x70000000
|
|
#define TEGRA_APB_MISC_SIZE SZ_4K
|
|
|
|
#define TEGRA_APB_MISC_DAS_BASE 0x70000c00
|
|
#define TEGRA_APB_MISC_DAS_SIZE SZ_128
|
|
|
|
#define TEGRA_AC97_BASE 0x70002000
|
|
#define TEGRA_AC97_SIZE SZ_512
|
|
|
|
#define TEGRA_SPDIF_BASE 0x70002400
|
|
#define TEGRA_SPDIF_SIZE SZ_512
|
|
|
|
#define TEGRA_I2S1_BASE 0x70002800
|
|
#define TEGRA_I2S1_SIZE SZ_256
|
|
|
|
#define TEGRA_I2S2_BASE 0x70002A00
|
|
#define TEGRA_I2S2_SIZE SZ_256
|
|
|
|
#define TEGRA_UARTA_BASE 0x70006000
|
|
#define TEGRA_UARTA_SIZE SZ_64
|
|
|
|
#define TEGRA_UARTB_BASE 0x70006040
|
|
#define TEGRA_UARTB_SIZE SZ_64
|
|
|
|
#define TEGRA_UARTC_BASE 0x70006200
|
|
#define TEGRA_UARTC_SIZE SZ_256
|
|
|
|
#define TEGRA_UARTD_BASE 0x70006300
|
|
#define TEGRA_UARTD_SIZE SZ_256
|
|
|
|
#define TEGRA_UARTE_BASE 0x70006400
|
|
#define TEGRA_UARTE_SIZE SZ_256
|
|
|
|
#define TEGRA_NAND_BASE 0x70008000
|
|
#define TEGRA_NAND_SIZE SZ_256
|
|
|
|
#define TEGRA_HSMMC_BASE 0x70008500
|
|
#define TEGRA_HSMMC_SIZE SZ_256
|
|
|
|
#define TEGRA_SNOR_BASE 0x70009000
|
|
#define TEGRA_SNOR_SIZE SZ_4K
|
|
|
|
#define TEGRA_PWFM_BASE 0x7000A000
|
|
#define TEGRA_PWFM_SIZE SZ_256
|
|
|
|
#define TEGRA_PWFM0_BASE 0x7000A000
|
|
#define TEGRA_PWFM0_SIZE 4
|
|
|
|
#define TEGRA_PWFM1_BASE 0x7000A010
|
|
#define TEGRA_PWFM1_SIZE 4
|
|
|
|
#define TEGRA_PWFM2_BASE 0x7000A020
|
|
#define TEGRA_PWFM2_SIZE 4
|
|
|
|
#define TEGRA_PWFM3_BASE 0x7000A030
|
|
#define TEGRA_PWFM3_SIZE 4
|
|
|
|
#define TEGRA_MIPI_BASE 0x7000B000
|
|
#define TEGRA_MIPI_SIZE SZ_256
|
|
|
|
#define TEGRA_I2C_BASE 0x7000C000
|
|
#define TEGRA_I2C_SIZE SZ_256
|
|
|
|
#define TEGRA_TWC_BASE 0x7000C100
|
|
#define TEGRA_TWC_SIZE SZ_256
|
|
|
|
#define TEGRA_SPI_BASE 0x7000C380
|
|
#define TEGRA_SPI_SIZE 48
|
|
|
|
#define TEGRA_I2C2_BASE 0x7000C400
|
|
#define TEGRA_I2C2_SIZE SZ_256
|
|
|
|
#define TEGRA_I2C3_BASE 0x7000C500
|
|
#define TEGRA_I2C3_SIZE SZ_256
|
|
|
|
#define TEGRA_OWR_BASE 0x7000C600
|
|
#define TEGRA_OWR_SIZE 80
|
|
|
|
#define TEGRA_DVC_BASE 0x7000D000
|
|
#define TEGRA_DVC_SIZE SZ_512
|
|
|
|
#define TEGRA_SPI1_BASE 0x7000D400
|
|
#define TEGRA_SPI1_SIZE SZ_512
|
|
|
|
#define TEGRA_SPI2_BASE 0x7000D600
|
|
#define TEGRA_SPI2_SIZE SZ_512
|
|
|
|
#define TEGRA_SPI3_BASE 0x7000D800
|
|
#define TEGRA_SPI3_SIZE SZ_512
|
|
|
|
#define TEGRA_SPI4_BASE 0x7000DA00
|
|
#define TEGRA_SPI4_SIZE SZ_512
|
|
|
|
#define TEGRA_RTC_BASE 0x7000E000
|
|
#define TEGRA_RTC_SIZE SZ_256
|
|
|
|
#define TEGRA_KBC_BASE 0x7000E200
|
|
#define TEGRA_KBC_SIZE SZ_256
|
|
|
|
#define TEGRA_PMC_BASE 0x7000E400
|
|
#define TEGRA_PMC_SIZE SZ_256
|
|
|
|
#define TEGRA_MC_BASE 0x7000F000
|
|
#define TEGRA_MC_SIZE SZ_1K
|
|
|
|
#define TEGRA_EMC_BASE 0x7000F400
|
|
#define TEGRA_EMC_SIZE SZ_1K
|
|
|
|
#define TEGRA_FUSE_BASE 0x7000F800
|
|
#define TEGRA_FUSE_SIZE SZ_1K
|
|
|
|
#define TEGRA_KFUSE_BASE 0x7000FC00
|
|
#define TEGRA_KFUSE_SIZE SZ_1K
|
|
|
|
#define TEGRA_CSITE_BASE 0x70040000
|
|
#define TEGRA_CSITE_SIZE SZ_256K
|
|
|
|
#define TEGRA_SDMMC1_BASE 0xC8000000
|
|
#define TEGRA_SDMMC1_SIZE SZ_512
|
|
|
|
#define TEGRA_SDMMC2_BASE 0xC8000200
|
|
#define TEGRA_SDMMC2_SIZE SZ_512
|
|
|
|
#define TEGRA_SDMMC3_BASE 0xC8000400
|
|
#define TEGRA_SDMMC3_SIZE SZ_512
|
|
|
|
#define TEGRA_SDMMC4_BASE 0xC8000600
|
|
#define TEGRA_SDMMC4_SIZE SZ_512
|
|
|
|
/* On TEGRA, many peripherals are very closely packed in
|
|
* two 256MB io windows (that actually only use about 64KB
|
|
* at the start of each).
|
|
*
|
|
* We will just map the first 1MB of each window (to minimize
|
|
* pt entries needed) and provide a macro to transform physical
|
|
* io addresses to an appropriate void __iomem *.
|
|
*
|
|
*/
|
|
|
|
#define IO_IRAM_PHYS 0x40000000
|
|
#define IO_IRAM_VIRT IOMEM(0xFE400000)
|
|
#define IO_IRAM_SIZE SZ_256K
|
|
|
|
#define IO_CPU_PHYS 0x50040000
|
|
#define IO_CPU_VIRT IOMEM(0xFE000000)
|
|
#define IO_CPU_SIZE SZ_16K
|
|
|
|
#define IO_PPSB_PHYS 0x60000000
|
|
#define IO_PPSB_VIRT IOMEM(0xFE200000)
|
|
#define IO_PPSB_SIZE SZ_1M
|
|
|
|
#define IO_APB_PHYS 0x70000000
|
|
#define IO_APB_VIRT IOMEM(0xFE300000)
|
|
#define IO_APB_SIZE SZ_1M
|
|
|
|
#define TEGRA_PCIE_BASE 0x80000000
|
|
#define TEGRA_PCIE_IO_BASE (TEGRA_PCIE_BASE + SZ_4M)
|
|
|
|
#define IO_TO_VIRT_BETWEEN(p, st, sz) ((p) >= (st) && (p) < ((st) + (sz)))
|
|
#define IO_TO_VIRT_XLATE(p, pst, vst) (((p) - (pst) + (vst)))
|
|
|
|
#define IO_TO_VIRT(n) ( \
|
|
IO_TO_VIRT_BETWEEN((n), IO_PPSB_PHYS, IO_PPSB_SIZE) ? \
|
|
IO_TO_VIRT_XLATE((n), IO_PPSB_PHYS, IO_PPSB_VIRT) : \
|
|
IO_TO_VIRT_BETWEEN((n), IO_APB_PHYS, IO_APB_SIZE) ? \
|
|
IO_TO_VIRT_XLATE((n), IO_APB_PHYS, IO_APB_VIRT) : \
|
|
IO_TO_VIRT_BETWEEN((n), IO_CPU_PHYS, IO_CPU_SIZE) ? \
|
|
IO_TO_VIRT_XLATE((n), IO_CPU_PHYS, IO_CPU_VIRT) : \
|
|
IO_TO_VIRT_BETWEEN((n), IO_IRAM_PHYS, IO_IRAM_SIZE) ? \
|
|
IO_TO_VIRT_XLATE((n), IO_IRAM_PHYS, IO_IRAM_VIRT) : \
|
|
NULL)
|
|
|
|
#define IO_ADDRESS(n) (IO_TO_VIRT(n))
|
|
|
|
#endif
|