mirror of
https://github.com/torvalds/linux.git
synced 2024-11-12 07:01:57 +00:00
5ec4059076
The glue layer should directly write to mailbox register (present in control module) instead of calling phy layer to write to mailbox register. Writing to mailbox register notifies the core of events like device connect/disconnect. Currently writing to control module register is taken care in this driver which will be removed once the control module driver is in place. Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Felipe Balbi <balbi@ti.com>
62 lines
1.5 KiB
C
62 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2005-2006 by Texas Instruments
|
|
*
|
|
* The Inventra Controller Driver for Linux is free software; you
|
|
* can redistribute it and/or modify it under the terms of the GNU
|
|
* General Public License version 2 as published by the Free Software
|
|
* Foundation.
|
|
*/
|
|
|
|
#ifndef __MUSB_OMAP243X_H__
|
|
#define __MUSB_OMAP243X_H__
|
|
|
|
#include <plat/usb.h>
|
|
|
|
/*
|
|
* OMAP2430-specific definitions
|
|
*/
|
|
|
|
#define OTG_REVISION 0x400
|
|
|
|
#define OTG_SYSCONFIG 0x404
|
|
# define MIDLEMODE 12 /* bit position */
|
|
# define FORCESTDBY (0 << MIDLEMODE)
|
|
# define NOSTDBY (1 << MIDLEMODE)
|
|
# define SMARTSTDBY (2 << MIDLEMODE)
|
|
|
|
# define SIDLEMODE 3 /* bit position */
|
|
# define FORCEIDLE (0 << SIDLEMODE)
|
|
# define NOIDLE (1 << SIDLEMODE)
|
|
# define SMARTIDLE (2 << SIDLEMODE)
|
|
|
|
# define ENABLEWAKEUP (1 << 2)
|
|
# define SOFTRST (1 << 1)
|
|
# define AUTOIDLE (1 << 0)
|
|
|
|
#define OTG_SYSSTATUS 0x408
|
|
# define RESETDONE (1 << 0)
|
|
|
|
#define OTG_INTERFSEL 0x40c
|
|
# define EXTCP (1 << 2)
|
|
# define PHYSEL 0 /* bit position */
|
|
# define UTMI_8BIT (0 << PHYSEL)
|
|
# define ULPI_12PIN (1 << PHYSEL)
|
|
# define ULPI_8PIN (2 << PHYSEL)
|
|
|
|
#define OTG_SIMENABLE 0x410
|
|
# define TM1 (1 << 0)
|
|
|
|
#define OTG_FORCESTDBY 0x414
|
|
# define ENABLEFORCE (1 << 0)
|
|
|
|
/*
|
|
* Control Module bit definitions
|
|
* XXX: Will be removed once we have a driver for control module.
|
|
*/
|
|
#define AVALID BIT(0)
|
|
#define BVALID BIT(1)
|
|
#define VBUSVALID BIT(2)
|
|
#define SESSEND BIT(3)
|
|
#define IDDIG BIT(4)
|
|
#endif /* __MUSB_OMAP243X_H__ */
|