mirror of
https://github.com/torvalds/linux.git
synced 2024-11-17 01:22:07 +00:00
b3345d7c57
This is the bulk of new SoC enablement and other platform changes for 3.17:
* Samsung S5PV210 has been converted to DT and multiplatform
* Clock drivers and bindings for some of the lower-end i.MX 1/2 platforms
* Kirkwood, one of the popular Marvell platforms, is folded into the
mvebu platform code, removing mach-kirkwood.
* Hwmod data for TI AM43xx and DRA7 platforms.
* More additions of Renesas shmobile platform support
* Removal of plat-samsung contents that can be removed with S5PV210 being
multiplatform/DT-enabled and the other two old platforms being removed.
New platforms (most with only basic support right now):
* Hisilicon X5HD2 settop box chipset is introduced
* Mediatek MT6589 (mobile chipset) is introduced
* Broadcom BCM7xxx settop box chipset is introduced
+ as usual a lot other pieces all over the platform code.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.14 (GNU/Linux)
iQIcBAABAgAGBQJT5Dp+AAoJEIwa5zzehBx3w1sP/0vjT/LQOmC8Lv8RW2Ley2ua
hNu3HcNPnT/N40JEdU9YNv3q0fdxGgcfKj011CNN+49zPSUf1xduk2wfCAk9yV50
8Sbt1PfDGm1YyUugGN420CzI431pPoM1OGXHZHkAmg+2J286RtUi3NckB//QDbCY
QhEjhpYc9SXhAOCGwmB4ab7thOljOFSPzKTLMTu3+PNI5zRPRgkDkt6w9XlsAYmB
nuR271BnzsROkMzAjycwaJ3kdim7wqrMRfk8g96o0jHSF5qf4zsT5uWYYAjTxdUQ
8Ajz6zjeHe4+95TwTDcq+lCX6rDLZgwkvCAc6hFbeg0uR7Dyek0h6XMEYtwdjaiU
KNPwOENrYdENNDAGRpkFp1x4h/rY9Plfru0bBo5o6t7aPBvmNeCDzRtlTtLiUNDV
dG8sfDMtrS/wFHVjylDSQ60Mb+wuW0XneC8D7chY/iRhIllUYi6YXXvt+/tH5C20
oYDOWqqcDFSb0sJhE5pn4KBV82ZaHx9jMBWGLl+erg2sDX/SK8SxOkLqKYZKtKB5
0leOGE3Y+C70xt3G9HftLz2sAvvt+C8UPsApPT+dHNE401TWJOYx6LphPkQKjeeK
P1iwKi+It3l+FaBypgJy/LeMQRy7EyvDBK2I5WoVL/R2qq14EmP1ui3Tthjj0bhq
tBBof6P9c8OnRVj1Lz3R
=5TJ6
-----END PGP SIGNATURE-----
Merge tag 'soc-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull ARM SoC platform changes from Olof Johansson:
"This is the bulk of new SoC enablement and other platform changes for
3.17:
- Samsung S5PV210 has been converted to DT and multiplatform
- Clock drivers and bindings for some of the lower-end i.MX 1/2
platforms
- Kirkwood, one of the popular Marvell platforms, is folded into the
mvebu platform code, removing mach-kirkwood
- Hwmod data for TI AM43xx and DRA7 platforms
- More additions of Renesas shmobile platform support
- Removal of plat-samsung contents that can be removed with S5PV210
being multiplatform/DT-enabled and the other two old platforms
being removed
New platforms (most with only basic support right now):
- Hisilicon X5HD2 settop box chipset is introduced
- Mediatek MT6589 (mobile chipset) is introduced
- Broadcom BCM7xxx settop box chipset is introduced
+ as usual a lot other pieces all over the platform code"
* tag 'soc-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (240 commits)
ARM: hisi: remove smp from machine descriptor
power: reset: move hisilicon reboot code
ARM: dts: Add hix5hd2-dkb dts file.
ARM: debug: Rename Hi3716 to HIX5HD2
ARM: hisi: enable hix5hd2 SoC
ARM: hisi: add ARCH_HISI
MAINTAINERS: add entry for Broadcom ARM STB architecture
ARM: brcmstb: select GISB arbiter and interrupt drivers
ARM: brcmstb: add infrastructure for ARM-based Broadcom STB SoCs
ARM: configs: enable SMP in bcm_defconfig
ARM: add SMP support for Broadcom mobile SoCs
Documentation: arm: misc updates to Marvell EBU SoC status
Documentation: arm: add URLs to public datasheets for the Marvell Armada XP SoC
ARM: mvebu: fix build without platforms selected
ARM: mvebu: add cpuidle support for Armada 38x
ARM: mvebu: add cpuidle support for Armada 370
cpuidle: mvebu: add Armada 38x support
cpuidle: mvebu: add Armada 370 support
cpuidle: mvebu: rename the driver from armada-370-xp to mvebu-v7
ARM: mvebu: export the SCU address
...
227 lines
7.1 KiB
C
227 lines
7.1 KiB
C
/*
|
|
* r8a7791 processor support
|
|
*
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
* Copyright (C) 2013 Magnus Damm
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <linux/irq.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/platform_data/gpio-rcar.h>
|
|
#include <linux/platform_data/irq-renesas-irqc.h>
|
|
#include <linux/serial_sci.h>
|
|
#include <linux/sh_timer.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
#include "common.h"
|
|
#include "irqs.h"
|
|
#include "r8a7791.h"
|
|
#include "rcar-gen2.h"
|
|
|
|
static const struct resource pfc_resources[] __initconst = {
|
|
DEFINE_RES_MEM(0xe6060000, 0x250),
|
|
};
|
|
|
|
#define r8a7791_register_pfc() \
|
|
platform_device_register_simple("pfc-r8a7791", -1, pfc_resources, \
|
|
ARRAY_SIZE(pfc_resources))
|
|
|
|
#define R8A7791_GPIO(idx, base, nr) \
|
|
static const struct resource r8a7791_gpio##idx##_resources[] __initconst = { \
|
|
DEFINE_RES_MEM((base), 0x50), \
|
|
DEFINE_RES_IRQ(gic_spi(4 + (idx))), \
|
|
}; \
|
|
\
|
|
static const struct gpio_rcar_config \
|
|
r8a7791_gpio##idx##_platform_data __initconst = { \
|
|
.gpio_base = 32 * (idx), \
|
|
.irq_base = 0, \
|
|
.number_of_pins = (nr), \
|
|
.pctl_name = "pfc-r8a7791", \
|
|
.has_both_edge_trigger = 1, \
|
|
}; \
|
|
|
|
R8A7791_GPIO(0, 0xe6050000, 32);
|
|
R8A7791_GPIO(1, 0xe6051000, 32);
|
|
R8A7791_GPIO(2, 0xe6052000, 32);
|
|
R8A7791_GPIO(3, 0xe6053000, 32);
|
|
R8A7791_GPIO(4, 0xe6054000, 32);
|
|
R8A7791_GPIO(5, 0xe6055000, 32);
|
|
R8A7791_GPIO(6, 0xe6055400, 32);
|
|
R8A7791_GPIO(7, 0xe6055800, 26);
|
|
|
|
#define r8a7791_register_gpio(idx) \
|
|
platform_device_register_resndata(NULL, "gpio_rcar", idx, \
|
|
r8a7791_gpio##idx##_resources, \
|
|
ARRAY_SIZE(r8a7791_gpio##idx##_resources), \
|
|
&r8a7791_gpio##idx##_platform_data, \
|
|
sizeof(r8a7791_gpio##idx##_platform_data))
|
|
|
|
void __init r8a7791_pinmux_init(void)
|
|
{
|
|
r8a7791_register_pfc();
|
|
r8a7791_register_gpio(0);
|
|
r8a7791_register_gpio(1);
|
|
r8a7791_register_gpio(2);
|
|
r8a7791_register_gpio(3);
|
|
r8a7791_register_gpio(4);
|
|
r8a7791_register_gpio(5);
|
|
r8a7791_register_gpio(6);
|
|
r8a7791_register_gpio(7);
|
|
}
|
|
|
|
#define __R8A7791_SCIF(scif_type, index, baseaddr, irq) \
|
|
static struct plat_sci_port scif##index##_platform_data = { \
|
|
.type = scif_type, \
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_IOREMAP, \
|
|
.scscr = SCSCR_RE | SCSCR_TE, \
|
|
}; \
|
|
\
|
|
static struct resource scif##index##_resources[] = { \
|
|
DEFINE_RES_MEM(baseaddr, 0x100), \
|
|
DEFINE_RES_IRQ(irq), \
|
|
}
|
|
|
|
#define R8A7791_SCIF(index, baseaddr, irq) \
|
|
__R8A7791_SCIF(PORT_SCIF, index, baseaddr, irq)
|
|
|
|
#define R8A7791_SCIFA(index, baseaddr, irq) \
|
|
__R8A7791_SCIF(PORT_SCIFA, index, baseaddr, irq)
|
|
|
|
#define R8A7791_SCIFB(index, baseaddr, irq) \
|
|
__R8A7791_SCIF(PORT_SCIFB, index, baseaddr, irq)
|
|
|
|
R8A7791_SCIFA(0, 0xe6c40000, gic_spi(144)); /* SCIFA0 */
|
|
R8A7791_SCIFA(1, 0xe6c50000, gic_spi(145)); /* SCIFA1 */
|
|
R8A7791_SCIFB(2, 0xe6c20000, gic_spi(148)); /* SCIFB0 */
|
|
R8A7791_SCIFB(3, 0xe6c30000, gic_spi(149)); /* SCIFB1 */
|
|
R8A7791_SCIFB(4, 0xe6ce0000, gic_spi(150)); /* SCIFB2 */
|
|
R8A7791_SCIFA(5, 0xe6c60000, gic_spi(151)); /* SCIFA2 */
|
|
R8A7791_SCIF(6, 0xe6e60000, gic_spi(152)); /* SCIF0 */
|
|
R8A7791_SCIF(7, 0xe6e68000, gic_spi(153)); /* SCIF1 */
|
|
R8A7791_SCIF(8, 0xe6e58000, gic_spi(22)); /* SCIF2 */
|
|
R8A7791_SCIF(9, 0xe6ea8000, gic_spi(23)); /* SCIF3 */
|
|
R8A7791_SCIF(10, 0xe6ee0000, gic_spi(24)); /* SCIF4 */
|
|
R8A7791_SCIF(11, 0xe6ee8000, gic_spi(25)); /* SCIF5 */
|
|
R8A7791_SCIFA(12, 0xe6c70000, gic_spi(29)); /* SCIFA3 */
|
|
R8A7791_SCIFA(13, 0xe6c78000, gic_spi(30)); /* SCIFA4 */
|
|
R8A7791_SCIFA(14, 0xe6c80000, gic_spi(31)); /* SCIFA5 */
|
|
|
|
#define r8a7791_register_scif(index) \
|
|
platform_device_register_resndata(NULL, "sh-sci", index, \
|
|
scif##index##_resources, \
|
|
ARRAY_SIZE(scif##index##_resources), \
|
|
&scif##index##_platform_data, \
|
|
sizeof(scif##index##_platform_data))
|
|
|
|
static struct sh_timer_config cmt0_platform_data = {
|
|
.channels_mask = 0x60,
|
|
};
|
|
|
|
static struct resource cmt0_resources[] = {
|
|
DEFINE_RES_MEM(0xffca0000, 0x1004),
|
|
DEFINE_RES_IRQ(gic_spi(142)),
|
|
};
|
|
|
|
#define r8a7791_register_cmt(idx) \
|
|
platform_device_register_resndata(NULL, "sh-cmt-48-gen2", \
|
|
idx, cmt##idx##_resources, \
|
|
ARRAY_SIZE(cmt##idx##_resources), \
|
|
&cmt##idx##_platform_data, \
|
|
sizeof(struct sh_timer_config))
|
|
|
|
static struct renesas_irqc_config irqc0_data = {
|
|
.irq_base = irq_pin(0), /* IRQ0 -> IRQ9 */
|
|
};
|
|
|
|
static struct resource irqc0_resources[] = {
|
|
DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
|
|
DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
|
|
DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
|
|
DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
|
|
DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
|
|
DEFINE_RES_IRQ(gic_spi(12)), /* IRQ4 */
|
|
DEFINE_RES_IRQ(gic_spi(13)), /* IRQ5 */
|
|
DEFINE_RES_IRQ(gic_spi(14)), /* IRQ6 */
|
|
DEFINE_RES_IRQ(gic_spi(15)), /* IRQ7 */
|
|
DEFINE_RES_IRQ(gic_spi(16)), /* IRQ8 */
|
|
DEFINE_RES_IRQ(gic_spi(17)), /* IRQ9 */
|
|
};
|
|
|
|
#define r8a7791_register_irqc(idx) \
|
|
platform_device_register_resndata(NULL, "renesas_irqc", \
|
|
idx, irqc##idx##_resources, \
|
|
ARRAY_SIZE(irqc##idx##_resources), \
|
|
&irqc##idx##_data, \
|
|
sizeof(struct renesas_irqc_config))
|
|
|
|
static const struct resource thermal_resources[] __initconst = {
|
|
DEFINE_RES_MEM(0xe61f0000, 0x14),
|
|
DEFINE_RES_MEM(0xe61f0100, 0x38),
|
|
DEFINE_RES_IRQ(gic_spi(69)),
|
|
};
|
|
|
|
#define r8a7791_register_thermal() \
|
|
platform_device_register_simple("rcar_thermal", -1, \
|
|
thermal_resources, \
|
|
ARRAY_SIZE(thermal_resources))
|
|
|
|
void __init r8a7791_add_dt_devices(void)
|
|
{
|
|
r8a7791_register_cmt(0);
|
|
}
|
|
|
|
void __init r8a7791_add_standard_devices(void)
|
|
{
|
|
r8a7791_register_scif(0);
|
|
r8a7791_register_scif(1);
|
|
r8a7791_register_scif(2);
|
|
r8a7791_register_scif(3);
|
|
r8a7791_register_scif(4);
|
|
r8a7791_register_scif(5);
|
|
r8a7791_register_scif(6);
|
|
r8a7791_register_scif(7);
|
|
r8a7791_register_scif(8);
|
|
r8a7791_register_scif(9);
|
|
r8a7791_register_scif(10);
|
|
r8a7791_register_scif(11);
|
|
r8a7791_register_scif(12);
|
|
r8a7791_register_scif(13);
|
|
r8a7791_register_scif(14);
|
|
r8a7791_add_dt_devices();
|
|
r8a7791_register_irqc(0);
|
|
r8a7791_register_thermal();
|
|
}
|
|
|
|
#ifdef CONFIG_USE_OF
|
|
static const char *r8a7791_boards_compat_dt[] __initdata = {
|
|
"renesas,r8a7791",
|
|
NULL,
|
|
};
|
|
|
|
DT_MACHINE_START(R8A7791_DT, "Generic R8A7791 (Flattened Device Tree)")
|
|
.smp = smp_ops(r8a7791_smp_ops),
|
|
.init_early = shmobile_init_delay,
|
|
.init_time = rcar_gen2_timer_init,
|
|
.init_late = shmobile_init_late,
|
|
.reserve = rcar_gen2_reserve,
|
|
.dt_compat = r8a7791_boards_compat_dt,
|
|
MACHINE_END
|
|
#endif /* CONFIG_USE_OF */
|