mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 21:02:19 +00:00
263b2ba5fc
VPU Memory Management Unit is based on ARM MMU-600. It allows the creation of multiple virtual address spaces for the device and map noncontinuous host memory (there is no dedicated memory on the VPU). Address space is implemented as a struct ivpu_mmu_context, it has an ID, drm_mm allocator for VPU addresses and struct ivpu_mmu_pgtable that holds actual 3-level, 4KB page table. Context with ID 0 (global context) is created upon driver initialization and it's mainly used for mapping memory required to execute the firmware. Contexts with non-zero IDs are user contexts allocated each time the devices is open()-ed and they map command buffers and other workload-related memory. Workloads executing in a given contexts have access only to the memory mapped in this context. This patch is has two main files: - ivpu_mmu_context.c handles MMU page tables and memory mapping - ivpu_mmu.c implements a driver that programs the MMU device Co-developed-by: Karol Wachowski <karol.wachowski@linux.intel.com> Signed-off-by: Karol Wachowski <karol.wachowski@linux.intel.com> Co-developed-by: Krystian Pradzynski <krystian.pradzynski@linux.intel.com> Signed-off-by: Krystian Pradzynski <krystian.pradzynski@linux.intel.com> Signed-off-by: Jacek Lawrynowicz <jacek.lawrynowicz@linux.intel.com> Reviewed-by: Oded Gabbay <ogabbay@kernel.org> Reviewed-by: Jeffrey Hugo <quic_jhugo@quicinc.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch> Link: https://patchwork.freedesktop.org/patch/msgid/20230117092723.60441-3-jacek.lawrynowicz@linux.intel.com
51 lines
1.6 KiB
C
51 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2020-2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __IVPU_MMU_CONTEXT_H__
|
|
#define __IVPU_MMU_CONTEXT_H__
|
|
|
|
#include <drm/drm_mm.h>
|
|
|
|
struct ivpu_device;
|
|
struct ivpu_file_priv;
|
|
struct ivpu_addr_range;
|
|
|
|
#define IVPU_MMU_PGTABLE_ENTRIES 512
|
|
|
|
struct ivpu_mmu_pgtable {
|
|
u64 **pgd_cpu_entries[IVPU_MMU_PGTABLE_ENTRIES];
|
|
u64 *pgd_entries[IVPU_MMU_PGTABLE_ENTRIES];
|
|
u64 *pgd;
|
|
dma_addr_t pgd_dma;
|
|
};
|
|
|
|
struct ivpu_mmu_context {
|
|
struct mutex lock; /* protects: mm, pgtable, bo_list */
|
|
struct drm_mm mm;
|
|
struct ivpu_mmu_pgtable pgtable;
|
|
struct list_head bo_list;
|
|
u32 id;
|
|
};
|
|
|
|
int ivpu_mmu_global_context_init(struct ivpu_device *vdev);
|
|
void ivpu_mmu_global_context_fini(struct ivpu_device *vdev);
|
|
|
|
int ivpu_mmu_user_context_init(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx, u32 ctx_id);
|
|
void ivpu_mmu_user_context_fini(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx);
|
|
void ivpu_mmu_user_context_mark_invalid(struct ivpu_device *vdev, u32 ssid);
|
|
|
|
int ivpu_mmu_context_insert_node_locked(struct ivpu_mmu_context *ctx,
|
|
const struct ivpu_addr_range *range,
|
|
u64 size, struct drm_mm_node *node);
|
|
void ivpu_mmu_context_remove_node_locked(struct ivpu_mmu_context *ctx,
|
|
struct drm_mm_node *node);
|
|
|
|
int ivpu_mmu_context_map_sgt(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx,
|
|
u64 vpu_addr, struct sg_table *sgt, bool llc_coherent);
|
|
void ivpu_mmu_context_unmap_sgt(struct ivpu_device *vdev, struct ivpu_mmu_context *ctx,
|
|
u64 vpu_addr, struct sg_table *sgt);
|
|
|
|
#endif /* __IVPU_MMU_CONTEXT_H__ */
|