mirror of
https://github.com/torvalds/linux.git
synced 2024-11-10 22:21:40 +00:00
ea0f8feaa0
The following moves the creation of IPR interupts into setup-7750.c and updates a few other things to make it all work after the "Drop CPU subtype IRQ headers" commit. It boots and runs fine on my titan board. - adds an ipr_idx to the ipr_data and uses a function in the subtype code to calculate the address of the IPR registers - adds a function to enable individual interrupt mode for externals in the subtype code and calls that from the titan board code instead of doing it directly. - I changed the shift in the ipr_data to be the actual # of bits to shift, instead of the numnber / 4 - made it easier to match with the manual. Signed-off-by: Jamie Lenehan <lenehan@twibble.org> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
78 lines
1.8 KiB
C
78 lines
1.8 KiB
C
/*
|
|
* arch/sh/drivers/pci/ops-titan.c
|
|
*
|
|
* Ported to new API by Paul Mundt <lethal@linux-sh.org>
|
|
*
|
|
* Modified from ops-snapgear.c written by David McCullough
|
|
* Highly leveraged from pci-bigsur.c, written by Dustin McIntire.
|
|
*
|
|
* May be copied or modified under the terms of the GNU General Public
|
|
* License. See linux/COPYING for more information.
|
|
*
|
|
* PCI initialization for the Titan boards
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/init.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/io.h>
|
|
#include <asm/titan.h>
|
|
#include "pci-sh4.h"
|
|
|
|
static char titan_irq_tab[] __initdata = {
|
|
TITAN_IRQ_WAN,
|
|
TITAN_IRQ_LAN,
|
|
TITAN_IRQ_MPCIA,
|
|
TITAN_IRQ_MPCIB,
|
|
TITAN_IRQ_USB,
|
|
};
|
|
|
|
int __init pcibios_map_platform_irq(struct pci_dev *pdev, u8 slot, u8 pin)
|
|
{
|
|
int irq = titan_irq_tab[slot];
|
|
|
|
printk("PCI: Mapping TITAN IRQ for slot %d, pin %c to irq %d\n",
|
|
slot, pin - 1 + 'A', irq);
|
|
|
|
return irq;
|
|
}
|
|
|
|
static struct resource sh7751_io_resource = {
|
|
.name = "SH7751_IO",
|
|
.start = SH7751_PCI_IO_BASE,
|
|
.end = SH7751_PCI_IO_BASE + SH7751_PCI_IO_SIZE - 1,
|
|
.flags = IORESOURCE_IO
|
|
};
|
|
|
|
static struct resource sh7751_mem_resource = {
|
|
.name = "SH7751_mem",
|
|
.start = SH7751_PCI_MEMORY_BASE,
|
|
.end = SH7751_PCI_MEMORY_BASE + SH7751_PCI_MEM_SIZE - 1,
|
|
.flags = IORESOURCE_MEM
|
|
};
|
|
|
|
struct pci_channel board_pci_channels[] = {
|
|
{ &sh4_pci_ops, &sh7751_io_resource, &sh7751_mem_resource, 0, 0xff },
|
|
{ NULL, NULL, NULL, 0, 0 },
|
|
};
|
|
EXPORT_SYMBOL(board_pci_channels);
|
|
|
|
static struct sh4_pci_address_map sh7751_pci_map = {
|
|
.window0 = {
|
|
.base = SH7751_CS2_BASE_ADDR,
|
|
.size = SH7751_MEM_REGION_SIZE*2, /* cs2 and cs3 */
|
|
},
|
|
|
|
.window1 = {
|
|
.base = SH7751_CS2_BASE_ADDR,
|
|
.size = SH7751_MEM_REGION_SIZE*2,
|
|
},
|
|
|
|
.flags = SH4_PCIC_NO_RESET,
|
|
};
|
|
|
|
int __init pcibios_init_platform(void)
|
|
{
|
|
return sh7751_pcic_init(&sh7751_pci_map);
|
|
}
|