mirror of
https://github.com/torvalds/linux.git
synced 2024-09-20 15:03:04 +00:00
64061b6733
Add system pm ops to save and restore pinctrl registers when suspending and resuming the driver, respectively. Signed-off-by: Hal Feng <hal.feng@starfivetech.com> Link: https://lore.kernel.org/r/20230905122105.117000-3-hal.feng@starfivetech.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
75 lines
2.0 KiB
C
75 lines
2.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Pinctrl / GPIO driver for StarFive JH7110 SoC
|
|
*
|
|
* Copyright (C) 2022 StarFive Technology Co., Ltd.
|
|
*/
|
|
|
|
#ifndef __PINCTRL_STARFIVE_JH7110_H__
|
|
#define __PINCTRL_STARFIVE_JH7110_H__
|
|
|
|
#include <linux/pinctrl/pinconf-generic.h>
|
|
#include <linux/pinctrl/pinmux.h>
|
|
|
|
struct jh7110_pinctrl {
|
|
struct device *dev;
|
|
struct gpio_chip gc;
|
|
struct pinctrl_gpio_range gpios;
|
|
raw_spinlock_t lock;
|
|
void __iomem *base;
|
|
struct pinctrl_dev *pctl;
|
|
/* register read/write mutex */
|
|
struct mutex mutex;
|
|
const struct jh7110_pinctrl_soc_info *info;
|
|
u32 *saved_regs;
|
|
};
|
|
|
|
struct jh7110_gpio_irq_reg {
|
|
unsigned int is_reg_base;
|
|
unsigned int ic_reg_base;
|
|
unsigned int ibe_reg_base;
|
|
unsigned int iev_reg_base;
|
|
unsigned int ie_reg_base;
|
|
unsigned int ris_reg_base;
|
|
unsigned int mis_reg_base;
|
|
};
|
|
|
|
struct jh7110_pinctrl_soc_info {
|
|
const struct pinctrl_pin_desc *pins;
|
|
unsigned int npins;
|
|
unsigned int ngpios;
|
|
unsigned int gc_base;
|
|
|
|
/* gpio dout/doen/din/gpioinput register */
|
|
unsigned int dout_reg_base;
|
|
unsigned int dout_mask;
|
|
unsigned int doen_reg_base;
|
|
unsigned int doen_mask;
|
|
unsigned int gpi_reg_base;
|
|
unsigned int gpi_mask;
|
|
unsigned int gpioin_reg_base;
|
|
|
|
const struct jh7110_gpio_irq_reg *irq_reg;
|
|
|
|
unsigned int nsaved_regs;
|
|
|
|
/* generic pinmux */
|
|
int (*jh7110_set_one_pin_mux)(struct jh7110_pinctrl *sfp,
|
|
unsigned int pin,
|
|
unsigned int din, u32 dout,
|
|
u32 doen, u32 func);
|
|
/* gpio chip */
|
|
int (*jh7110_get_padcfg_base)(struct jh7110_pinctrl *sfp,
|
|
unsigned int pin);
|
|
void (*jh7110_gpio_irq_handler)(struct irq_desc *desc);
|
|
int (*jh7110_gpio_init_hw)(struct gpio_chip *gc);
|
|
};
|
|
|
|
void jh7110_set_gpiomux(struct jh7110_pinctrl *sfp, unsigned int pin,
|
|
unsigned int din, u32 dout, u32 doen);
|
|
int jh7110_pinctrl_probe(struct platform_device *pdev);
|
|
struct jh7110_pinctrl *jh7110_from_irq_desc(struct irq_desc *desc);
|
|
extern const struct dev_pm_ops jh7110_pinctrl_pm_ops;
|
|
|
|
#endif /* __PINCTRL_STARFIVE_JH7110_H__ */
|