mirror of
https://github.com/torvalds/linux.git
synced 2024-11-10 14:11:52 +00:00
riscv: RISCV_NONSTANDARD_CACHE_OPS shouldn't depend on RISCV_DMA_NONCOHERENT
RISCV_NONSTANDARD_CACHE_OPS is also used for the pmem cache maintenance helpers, which are built into the kernel unconditionally. Signed-off-by: Christoph Hellwig <hch@lst.de> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20231018052654.50074-2-hch@lst.de Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
1531309aa2
commit
fd96278127
@ -277,7 +277,6 @@ config RISCV_DMA_NONCOHERENT
|
||||
|
||||
config RISCV_NONSTANDARD_CACHE_OPS
|
||||
bool
|
||||
depends on RISCV_DMA_NONCOHERENT
|
||||
help
|
||||
This enables function pointer support for non-standard noncoherent
|
||||
systems to handle cache management.
|
||||
|
2
drivers/cache/Kconfig
vendored
2
drivers/cache/Kconfig
vendored
@ -3,7 +3,7 @@ menu "Cache Drivers"
|
||||
|
||||
config AX45MP_L2_CACHE
|
||||
bool "Andes Technology AX45MP L2 Cache controller"
|
||||
depends on RISCV_DMA_NONCOHERENT
|
||||
depends on RISCV
|
||||
select RISCV_NONSTANDARD_CACHE_OPS
|
||||
help
|
||||
Support for the L2 cache controller on Andes Technology AX45MP platforms.
|
||||
|
Loading…
Reference in New Issue
Block a user