mirror of
https://github.com/torvalds/linux.git
synced 2024-11-17 09:31:50 +00:00
CRIS v32: Add L2 cache initialization code.
This commit is contained in:
parent
58d0831928
commit
f74c31d50c
29
arch/cris/arch-v32/mm/l2cache.c
Normal file
29
arch/cris/arch-v32/mm/l2cache.c
Normal file
@ -0,0 +1,29 @@
|
||||
#include <linux/init.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/string.h>
|
||||
#include <memmap.h>
|
||||
#include <hwregs/reg_map.h>
|
||||
#include <hwregs/reg_rdwr.h>
|
||||
#include <hwregs/l2cache_defs.h>
|
||||
#include <asm/io.h>
|
||||
|
||||
#define L2CACHE_SIZE 64
|
||||
|
||||
int __init l2cache_init(void)
|
||||
{
|
||||
reg_l2cache_rw_ctrl ctrl = {0};
|
||||
reg_l2cache_rw_cfg cfg = {.en = regk_l2cache_yes};
|
||||
|
||||
ctrl.csize = L2CACHE_SIZE;
|
||||
ctrl.cbase = L2CACHE_SIZE / 4 + (L2CACHE_SIZE % 4 ? 1 : 0);
|
||||
REG_WR(l2cache, regi_l2cache, rw_ctrl, ctrl);
|
||||
|
||||
/* Flush the tag memory */
|
||||
memset((void *)(MEM_INTMEM_START | MEM_NON_CACHEABLE), 0, 2*1024);
|
||||
|
||||
/* Enable the cache */
|
||||
REG_WR(l2cache, regi_l2cache, rw_cfg, cfg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user