mirror of
https://github.com/torvalds/linux.git
synced 2024-11-12 07:01:57 +00:00
spi: davinci: change the lower limit of pre-scale divider to 1
SPI hardware spec for Keystone specify a lower value of 0 for pre-scale divider which determine what max value of spi clock (spi-max-frequency) the device can support. This translates to a clock divider of 2. So fix the lower limit value used for the boundary check in davinci_spi_get_prescale() function to 1 so that a maximum of spi device clock rate / 2 is possible to be set for spi-max-frequency. Signed-off-by: Murali Karicheri <m-karicheri2@ti.com> Acked-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
b787f68c36
commit
e0b047bd8f
@ -265,7 +265,7 @@ static inline int davinci_spi_get_prescale(struct davinci_spi *dspi,
|
||||
|
||||
ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz);
|
||||
|
||||
if (ret < 3 || ret > 256)
|
||||
if (ret < 1 || ret > 256)
|
||||
return -EINVAL;
|
||||
|
||||
return ret - 1;
|
||||
|
Loading…
Reference in New Issue
Block a user