Minki/linux
1
0
Fork 1
mirror of https://github.com/torvalds/linux.git synced 2024-09-20 06:53:04 +00:00
Code Issues Packages Projects Releases Wiki Activity

drm/i915/fbc: Extract intel_fbc_max_surface_size()

Browse Source 
Extract intel_fbc_max_surface_size() from
intel_fbc_hw_tracking_covers_screen(), mainly to mirror the
"max plane size" counterparts.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240705145254.3355-6-ville.syrjala@linux.intel.com
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
Ville Syrjälä 2024-07-05 17:52:39 +03:00
parent a5beee6524
commit da9bbdb974
1 changed files with 24 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
drivers/gpu/drm/i915/display/intel_fbc.c
View File

@ -1072,6 +1072,29 @@ static bool rotation_is_valid(const struct intel_plane_state *plane_state)
return i8xx_fbc_rotation_is_valid(plane_state);
}
static void intel_fbc_max_surface_size(struct intel_display *display,
unsigned int *w, unsigned int *h)
{
struct drm_i915_private *i915 = to_i915(display->drm);
if (DISPLAY_VER(display) >= 11) {
*w = 8192;
*h = 4096;
} else if (DISPLAY_VER(display) >= 10) {
*w = 5120;
*h = 4096;
} else if (DISPLAY_VER(display) >= 7) {
*w = 4096;
*h = 4096;
} else if (IS_G4X(i915) || DISPLAY_VER(display) >= 5) {
*w = 4096;
*h = 2048;
} else {
*w = 2048;
*h = 1536;
}
}
/*
* For some reason, the hardware tracking starts looking at whatever we
* programmed as the display plane base address register. It does not look at
@ -1081,25 +1104,9 @@ static bool rotation_is_valid(const struct intel_plane_state *plane_state)
static bool intel_fbc_hw_tracking_covers_screen(const struct intel_plane_state *plane_state)
{
struct intel_display *display = to_intel_display(plane_state->uapi.plane->dev);
struct drm_i915_private *i915 = to_i915(display->drm);
unsigned int effective_w, effective_h, max_w, max_h;
if (DISPLAY_VER(display) >= 11) {
max_w = 8192;
max_h = 4096;
} else if (DISPLAY_VER(display) >= 10) {
max_w = 5120;
max_h = 4096;
} else if (DISPLAY_VER(display) >= 7) {
max_w = 4096;
max_h = 4096;
} else if (IS_G4X(i915) || DISPLAY_VER(display) >= 5) {
max_w = 4096;
max_h = 2048;
} else {
max_w = 2048;
max_h = 1536;
}
intel_fbc_max_surface_size(display, &max_w, &max_h);
effective_w = plane_state->view.color_plane[0].x +
(drm_rect_width(&plane_state->uapi.src) >> 16);