mirror of
https://github.com/torvalds/linux.git
synced 2024-11-11 14:42:24 +00:00
Samsung pinctrl patches for v3.19
1) pinctrl-samsung data structure clean-up8100cf4pinctrl: samsung: Separate per-bank init and runtime data1bf00d7pinctrl: samsung: Constify samsung_pin_ctrl struct94ce944pinctrl: samsung: Constify samsung_pin_bank_type structe06deffpinctrl: samsung: Drop unused label field in samsung_pin_ctrl struct8799327pinctrl: samsung: Make samsung_pinctrl_get_soc_data use ERR_PTR() 2) pinctrl-samsung Exynos7 support50cea0cpinctrl: exynos: Add initial driver data for Exynos714c255dpinctrl: exynos: Add irq_chip instance for Exynos7 wakeup interrupts6f5e41bpinctrl: exynos: Consolidate irq domain callbacks0d3d30dpinctrl: exynos: Generalize the eint16_31 demux code 3) pinctrl-samsung Exynos4415 support2891ba2pinctrl: exynos: Add support for Exynos4415 -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQIcBAABAgAGBQJUX3X/AAoJEIv3Hb8G/Xrut8UP/2784lNJ3R+LvGJ/s9JzBh97 AIVI9W55s0r2hDBcuLgGf7Hhf+DddrblQ2c4z7VC1rhAx8la4uTLSila4nFyqcqI fZceCreaCI1eOgKMKEPEyu1lUBNiecFx2ZIVZ01Kdi4gBuMSzW3YiuZIzP+flDyn Oy298A8gF5LdPYf3hCcGDFylZ2avOaufEDdt/A92X/eGzZSExwB6+/0EU6m74Gts cgPPqH74Rx+vucMQUdroAFQZgWc4hbKqlm8qVeXtL2+Zs9eNalLGj0hogsqw1UkX dopPcos3a8XSg97Hid/2A7ARM/F3Qp2wfAlLl6yHYDUFrhxopqayosQU3sC0L0Vu PbCELlu58xgVKhBvjDsmd8FNrdVdEM/+kcNURVv2x7mqxJyp+NmDk4A4QdbqALzM LUj6voOm5WvFhvLRNCRehuOYXjc6FApKSFFRWRgZqbhDAiEfoZn4eWRgUosSc+qe z445YUD8hs0eEoDm7YN2ICcOMUMkDLWSQkidmKPjgI7Zl7cklzYbox+sz4XxJpbT 1UuYx+WmduvoQGdIPxQp9oBNQgA1gL+q6LAkJhNRBm6jgM2mgR0bM37+VPCMDIKk vvjsu1crBxbz3SYthEPMyTtl/pHzd2MJGZVbZ8j1xhDJNa4HproUr1M7g2GALL13 P0MoR9Ujbjckrr8O2cxB =FIjR -----END PGP SIGNATURE----- Merge tag 'for_3.19/samsung-pinctrl' of git://git.kernel.org/pub/scm/linux/kernel/git/tfiga/samsung-pinctrl into devel Samsung pinctrl patches for v3.19 1) pinctrl-samsung data structure clean-up8100cf4pinctrl: samsung: Separate per-bank init and runtime data1bf00d7pinctrl: samsung: Constify samsung_pin_ctrl struct94ce944pinctrl: samsung: Constify samsung_pin_bank_type structe06deffpinctrl: samsung: Drop unused label field in samsung_pin_ctrl struct8799327pinctrl: samsung: Make samsung_pinctrl_get_soc_data use ERR_PTR() 2) pinctrl-samsung Exynos7 support50cea0cpinctrl: exynos: Add initial driver data for Exynos714c255dpinctrl: exynos: Add irq_chip instance for Exynos7 wakeup interrupts6f5e41bpinctrl: exynos: Consolidate irq domain callbacks0d3d30dpinctrl: exynos: Generalize the eint16_31 demux code 3) pinctrl-samsung Exynos4415 support2891ba2pinctrl: exynos: Add support for Exynos4415
This commit is contained in:
Linus Walleij
commit
c1a5a43c3f
@ -18,6 +18,7 @@ Required Properties:
|
||||
- "samsung,exynos5250-pinctrl": for Exynos5250 compatible pin-controller.
|
||||
- "samsung,exynos5260-pinctrl": for Exynos5260 compatible pin-controller.
|
||||
- "samsung,exynos5420-pinctrl": for Exynos5420 compatible pin-controller.
|
||||
- "samsung,exynos7-pinctrl": for Exynos7 compatible pin-controller.
|
||||
|
||||
- reg: Base address of the pin controller hardware module and length of
|
||||
the address space it occupies.
|
||||
@ -136,6 +137,8 @@ B. External Wakeup Interrupts: For supporting external wakeup interrupts, a
|
||||
found on Samsung S3C64xx SoCs,
|
||||
- samsung,exynos4210-wakeup-eint: represents wakeup interrupt controller
|
||||
found on Samsung Exynos4210 and S5PC110/S5PV210 SoCs.
|
||||
- samsung,exynos7-wakeup-eint: represents wakeup interrupt controller
|
||||
found on Samsung Exynos7 SoC.
|
||||
- interrupt-parent: phandle of the interrupt parent to which the external
|
||||
wakeup interrupts are forwarded to.
|
||||
- interrupts: interrupt used by multiplexed wakeup interrupts.
|
||||
|
||||
@ -46,22 +46,16 @@ static inline struct exynos_irq_chip *to_exynos_irq_chip(struct irq_chip *chip)
|
||||
return container_of(chip, struct exynos_irq_chip, chip);
|
||||
}
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_off = {
|
||||
static const struct samsung_pin_bank_type bank_type_off = {
|
||||
.fld_width = { 4, 1, 2, 2, 2, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_alive = {
|
||||
static const struct samsung_pin_bank_type bank_type_alive = {
|
||||
.fld_width = { 4, 1, 2, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, 0x0c, },
|
||||
};
|
||||
|
||||
/* list of external wakeup controllers supported */
|
||||
static const struct of_device_id exynos_wkup_irq_ids[] = {
|
||||
{ .compatible = "samsung,exynos4210-wakeup-eint", },
|
||||
{ }
|
||||
};
|
||||
|
||||
static void exynos_irq_mask(struct irq_data *irqd)
|
||||
{
|
||||
struct irq_chip *chip = irq_data_get_irq_chip(irqd);
|
||||
@ -171,7 +165,7 @@ static int exynos_irq_request_resources(struct irq_data *irqd)
|
||||
struct irq_chip *chip = irq_data_get_irq_chip(irqd);
|
||||
struct exynos_irq_chip *our_chip = to_exynos_irq_chip(chip);
|
||||
struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd);
|
||||
struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
const struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
struct samsung_pinctrl_drv_data *d = bank->drvdata;
|
||||
unsigned int shift = EXYNOS_EINT_CON_LEN * irqd->hwirq;
|
||||
unsigned long reg_con = our_chip->eint_con + bank->eint_offset;
|
||||
@ -210,7 +204,7 @@ static void exynos_irq_release_resources(struct irq_data *irqd)
|
||||
struct irq_chip *chip = irq_data_get_irq_chip(irqd);
|
||||
struct exynos_irq_chip *our_chip = to_exynos_irq_chip(chip);
|
||||
struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd);
|
||||
struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
const struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
struct samsung_pinctrl_drv_data *d = bank->drvdata;
|
||||
unsigned int shift = EXYNOS_EINT_CON_LEN * irqd->hwirq;
|
||||
unsigned long reg_con = our_chip->eint_con + bank->eint_offset;
|
||||
@ -254,31 +248,30 @@ static struct exynos_irq_chip exynos_gpio_irq_chip = {
|
||||
.eint_pend = EXYNOS_GPIO_EPEND_OFFSET,
|
||||
};
|
||||
|
||||
static int exynos_gpio_irq_map(struct irq_domain *h, unsigned int virq,
|
||||
static int exynos_eint_irq_map(struct irq_domain *h, unsigned int virq,
|
||||
irq_hw_number_t hw)
|
||||
{
|
||||
struct samsung_pin_bank *b = h->host_data;
|
||||
|
||||
irq_set_chip_data(virq, b);
|
||||
irq_set_chip_and_handler(virq, &exynos_gpio_irq_chip.chip,
|
||||
irq_set_chip_and_handler(virq, &b->irq_chip->chip,
|
||||
handle_level_irq);
|
||||
set_irq_flags(virq, IRQF_VALID);
|
||||
return 0;
|
||||
}
|
||||
|
||||
/*
|
||||
* irq domain callbacks for external gpio interrupt controller.
|
||||
* irq domain callbacks for external gpio and wakeup interrupt controllers.
|
||||
*/
|
||||
static const struct irq_domain_ops exynos_gpio_irqd_ops = {
|
||||
.map = exynos_gpio_irq_map,
|
||||
static const struct irq_domain_ops exynos_eint_irqd_ops = {
|
||||
.map = exynos_eint_irq_map,
|
||||
.xlate = irq_domain_xlate_twocell,
|
||||
};
|
||||
|
||||
static irqreturn_t exynos_eint_gpio_irq(int irq, void *data)
|
||||
{
|
||||
struct samsung_pinctrl_drv_data *d = data;
|
||||
struct samsung_pin_ctrl *ctrl = d->ctrl;
|
||||
struct samsung_pin_bank *bank = ctrl->pin_banks;
|
||||
struct samsung_pin_bank *bank = d->pin_banks;
|
||||
unsigned int svc, group, pin, virq;
|
||||
|
||||
svc = readl(d->virt_base + EXYNOS_SVC_OFFSET);
|
||||
@ -325,12 +318,12 @@ static int exynos_eint_gpio_init(struct samsung_pinctrl_drv_data *d)
|
||||
return -ENXIO;
|
||||
}
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
if (bank->eint_type != EINT_TYPE_GPIO)
|
||||
continue;
|
||||
bank->irq_domain = irq_domain_add_linear(bank->of_node,
|
||||
bank->nr_pins, &exynos_gpio_irqd_ops, bank);
|
||||
bank->nr_pins, &exynos_eint_irqd_ops, bank);
|
||||
if (!bank->irq_domain) {
|
||||
dev_err(dev, "gpio irq domain add failed\n");
|
||||
ret = -ENXIO;
|
||||
@ -344,6 +337,8 @@ static int exynos_eint_gpio_init(struct samsung_pinctrl_drv_data *d)
|
||||
ret = -ENOMEM;
|
||||
goto err_domains;
|
||||
}
|
||||
|
||||
bank->irq_chip = &exynos_gpio_irq_chip;
|
||||
}
|
||||
|
||||
return 0;
|
||||
@ -383,9 +378,9 @@ static int exynos_wkup_irq_set_wake(struct irq_data *irqd, unsigned int on)
|
||||
/*
|
||||
* irq_chip for wakeup interrupts
|
||||
*/
|
||||
static struct exynos_irq_chip exynos_wkup_irq_chip = {
|
||||
static struct exynos_irq_chip exynos4210_wkup_irq_chip __initdata = {
|
||||
.chip = {
|
||||
.name = "exynos_wkup_irq_chip",
|
||||
.name = "exynos4210_wkup_irq_chip",
|
||||
.irq_unmask = exynos_irq_unmask,
|
||||
.irq_mask = exynos_irq_mask,
|
||||
.irq_ack = exynos_irq_ack,
|
||||
@ -399,6 +394,31 @@ static struct exynos_irq_chip exynos_wkup_irq_chip = {
|
||||
.eint_pend = EXYNOS_WKUP_EPEND_OFFSET,
|
||||
};
|
||||
|
||||
static struct exynos_irq_chip exynos7_wkup_irq_chip __initdata = {
|
||||
.chip = {
|
||||
.name = "exynos7_wkup_irq_chip",
|
||||
.irq_unmask = exynos_irq_unmask,
|
||||
.irq_mask = exynos_irq_mask,
|
||||
.irq_ack = exynos_irq_ack,
|
||||
.irq_set_type = exynos_irq_set_type,
|
||||
.irq_set_wake = exynos_wkup_irq_set_wake,
|
||||
.irq_request_resources = exynos_irq_request_resources,
|
||||
.irq_release_resources = exynos_irq_release_resources,
|
||||
},
|
||||
.eint_con = EXYNOS7_WKUP_ECON_OFFSET,
|
||||
.eint_mask = EXYNOS7_WKUP_EMASK_OFFSET,
|
||||
.eint_pend = EXYNOS7_WKUP_EPEND_OFFSET,
|
||||
};
|
||||
|
||||
/* list of external wakeup controllers supported */
|
||||
static const struct of_device_id exynos_wkup_irq_ids[] = {
|
||||
{ .compatible = "samsung,exynos4210-wakeup-eint",
|
||||
.data = &exynos4210_wkup_irq_chip },
|
||||
{ .compatible = "samsung,exynos7-wakeup-eint",
|
||||
.data = &exynos7_wkup_irq_chip },
|
||||
{ }
|
||||
};
|
||||
|
||||
/* interrupt handler for wakeup interrupts 0..15 */
|
||||
static void exynos_irq_eint0_15(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
@ -445,9 +465,9 @@ static void exynos_irq_demux_eint16_31(unsigned int irq, struct irq_desc *desc)
|
||||
|
||||
for (i = 0; i < eintd->nr_banks; ++i) {
|
||||
struct samsung_pin_bank *b = eintd->banks[i];
|
||||
pend = readl(d->virt_base + EXYNOS_WKUP_EPEND_OFFSET
|
||||
pend = readl(d->virt_base + b->irq_chip->eint_pend
|
||||
+ b->eint_offset);
|
||||
mask = readl(d->virt_base + EXYNOS_WKUP_EMASK_OFFSET
|
||||
mask = readl(d->virt_base + b->irq_chip->eint_mask
|
||||
+ b->eint_offset);
|
||||
exynos_irq_demux_eint(pend & ~mask, b->irq_domain);
|
||||
}
|
||||
@ -455,24 +475,6 @@ static void exynos_irq_demux_eint16_31(unsigned int irq, struct irq_desc *desc)
|
||||
chained_irq_exit(chip, desc);
|
||||
}
|
||||
|
||||
static int exynos_wkup_irq_map(struct irq_domain *h, unsigned int virq,
|
||||
irq_hw_number_t hw)
|
||||
{
|
||||
irq_set_chip_and_handler(virq, &exynos_wkup_irq_chip.chip,
|
||||
handle_level_irq);
|
||||
irq_set_chip_data(virq, h->host_data);
|
||||
set_irq_flags(virq, IRQF_VALID);
|
||||
return 0;
|
||||
}
|
||||
|
||||
/*
|
||||
* irq domain callbacks for external wakeup interrupt controller.
|
||||
*/
|
||||
static const struct irq_domain_ops exynos_wkup_irqd_ops = {
|
||||
.map = exynos_wkup_irq_map,
|
||||
.xlate = irq_domain_xlate_twocell,
|
||||
};
|
||||
|
||||
/*
|
||||
* exynos_eint_wkup_init() - setup handling of external wakeup interrupts.
|
||||
* @d: driver data of samsung pinctrl driver.
|
||||
@ -485,12 +487,18 @@ static int exynos_eint_wkup_init(struct samsung_pinctrl_drv_data *d)
|
||||
struct samsung_pin_bank *bank;
|
||||
struct exynos_weint_data *weint_data;
|
||||
struct exynos_muxed_weint_data *muxed_data;
|
||||
struct exynos_irq_chip *irq_chip;
|
||||
unsigned int muxed_banks = 0;
|
||||
unsigned int i;
|
||||
int idx, irq;
|
||||
|
||||
for_each_child_of_node(dev->of_node, np) {
|
||||
if (of_match_node(exynos_wkup_irq_ids, np)) {
|
||||
const struct of_device_id *match;
|
||||
|
||||
match = of_match_node(exynos_wkup_irq_ids, np);
|
||||
if (match) {
|
||||
irq_chip = kmemdup(match->data,
|
||||
sizeof(*irq_chip), GFP_KERNEL);
|
||||
wkup_np = np;
|
||||
break;
|
||||
}
|
||||
@ -498,18 +506,20 @@ static int exynos_eint_wkup_init(struct samsung_pinctrl_drv_data *d)
|
||||
if (!wkup_np)
|
||||
return -ENODEV;
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
if (bank->eint_type != EINT_TYPE_WKUP)
|
||||
continue;
|
||||
|
||||
bank->irq_domain = irq_domain_add_linear(bank->of_node,
|
||||
bank->nr_pins, &exynos_wkup_irqd_ops, bank);
|
||||
bank->nr_pins, &exynos_eint_irqd_ops, bank);
|
||||
if (!bank->irq_domain) {
|
||||
dev_err(dev, "wkup irq domain add failed\n");
|
||||
return -ENXIO;
|
||||
}
|
||||
|
||||
bank->irq_chip = irq_chip;
|
||||
|
||||
if (!of_find_property(bank->of_node, "interrupts", NULL)) {
|
||||
bank->eint_type = EINT_TYPE_WKUP_MUX;
|
||||
++muxed_banks;
|
||||
@ -556,9 +566,9 @@ static int exynos_eint_wkup_init(struct samsung_pinctrl_drv_data *d)
|
||||
irq_set_chained_handler(irq, exynos_irq_demux_eint16_31);
|
||||
irq_set_handler_data(irq, muxed_data);
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
bank = d->pin_banks;
|
||||
idx = 0;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
if (bank->eint_type != EINT_TYPE_WKUP_MUX)
|
||||
continue;
|
||||
|
||||
@ -590,11 +600,10 @@ static void exynos_pinctrl_suspend_bank(
|
||||
|
||||
static void exynos_pinctrl_suspend(struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
struct samsung_pin_bank *bank = ctrl->pin_banks;
|
||||
struct samsung_pin_bank *bank = drvdata->pin_banks;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank)
|
||||
for (i = 0; i < drvdata->nr_banks; ++i, ++bank)
|
||||
if (bank->eint_type == EINT_TYPE_GPIO)
|
||||
exynos_pinctrl_suspend_bank(drvdata, bank);
|
||||
}
|
||||
@ -626,17 +635,16 @@ static void exynos_pinctrl_resume_bank(
|
||||
|
||||
static void exynos_pinctrl_resume(struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
struct samsung_pin_bank *bank = ctrl->pin_banks;
|
||||
struct samsung_pin_bank *bank = drvdata->pin_banks;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank)
|
||||
for (i = 0; i < drvdata->nr_banks; ++i, ++bank)
|
||||
if (bank->eint_type == EINT_TYPE_GPIO)
|
||||
exynos_pinctrl_resume_bank(drvdata, bank);
|
||||
}
|
||||
|
||||
/* pin banks of s5pv210 pin-controller */
|
||||
static struct samsung_pin_bank s5pv210_pin_bank[] = {
|
||||
static const struct samsung_pin_bank_data s5pv210_pin_bank[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
|
||||
@ -673,7 +681,7 @@ static struct samsung_pin_bank s5pv210_pin_bank[] = {
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xc60, "gph3", 0x0c),
|
||||
};
|
||||
|
||||
struct samsung_pin_ctrl s5pv210_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s5pv210_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = s5pv210_pin_bank,
|
||||
@ -682,12 +690,11 @@ struct samsung_pin_ctrl s5pv210_pin_ctrl[] = {
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "s5pv210-gpio-ctrl0",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos3250 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos3250_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos3250_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
|
||||
@ -698,7 +705,7 @@ static struct samsung_pin_bank exynos3250_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos3250 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos3250_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos3250_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x120, "gpe0"),
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x140, "gpe1"),
|
||||
EXYNOS_PIN_BANK_EINTN(3, 0x180, "gpe2"),
|
||||
@ -721,7 +728,7 @@ static struct samsung_pin_bank exynos3250_pin_banks1[] = {
|
||||
* Samsung pinctrl driver data for Exynos3250 SoC. Exynos3250 SoC includes
|
||||
* two gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos3250_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos3250_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos3250_pin_banks0,
|
||||
@ -729,7 +736,6 @@ struct samsung_pin_ctrl exynos3250_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos3250-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos3250_pin_banks1,
|
||||
@ -738,12 +744,11 @@ struct samsung_pin_ctrl exynos3250_pin_ctrl[] = {
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos3250-gpio-ctrl1",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos4210 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos4210_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos4210_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
|
||||
@ -763,7 +768,7 @@ static struct samsung_pin_bank exynos4210_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos4210 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos4210_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos4210_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpj0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpj1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x040, "gpk0", 0x08),
|
||||
@ -787,7 +792,7 @@ static struct samsung_pin_bank exynos4210_pin_banks1[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos4210 pin-controller 2 */
|
||||
static struct samsung_pin_bank exynos4210_pin_banks2[] = {
|
||||
static const struct samsung_pin_bank_data exynos4210_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTN(7, 0x000, "gpz"),
|
||||
};
|
||||
|
||||
@ -795,7 +800,7 @@ static struct samsung_pin_bank exynos4210_pin_banks2[] = {
|
||||
* Samsung pinctrl driver data for Exynos4210 SoC. Exynos4210 SoC includes
|
||||
* three gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos4210_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos4210_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos4210_pin_banks0,
|
||||
@ -803,7 +808,6 @@ struct samsung_pin_ctrl exynos4210_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4210-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos4210_pin_banks1,
|
||||
@ -812,17 +816,15 @@ struct samsung_pin_ctrl exynos4210_pin_ctrl[] = {
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4210-gpio-ctrl1",
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos4210_pin_banks2,
|
||||
.nr_banks = ARRAY_SIZE(exynos4210_pin_banks2),
|
||||
.label = "exynos4210-gpio-ctrl2",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos4x12 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos4x12_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos4x12_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
|
||||
@ -839,7 +841,7 @@ static struct samsung_pin_bank exynos4x12_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos4x12 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos4x12_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos4x12_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x040, "gpk0", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x060, "gpk1", 0x0c),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x080, "gpk2", 0x10),
|
||||
@ -866,12 +868,12 @@ static struct samsung_pin_bank exynos4x12_pin_banks1[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos4x12 pin-controller 2 */
|
||||
static struct samsung_pin_bank exynos4x12_pin_banks2[] = {
|
||||
static const struct samsung_pin_bank_data exynos4x12_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos4x12 pin-controller 3 */
|
||||
static struct samsung_pin_bank exynos4x12_pin_banks3[] = {
|
||||
static const struct samsung_pin_bank_data exynos4x12_pin_banks3[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpv0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x020, "gpv1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpv2", 0x08),
|
||||
@ -883,7 +885,7 @@ static struct samsung_pin_bank exynos4x12_pin_banks3[] = {
|
||||
* Samsung pinctrl driver data for Exynos4x12 SoC. Exynos4x12 SoC includes
|
||||
* four gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos4x12_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos4x12_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos4x12_pin_banks0,
|
||||
@ -891,7 +893,6 @@ struct samsung_pin_ctrl exynos4x12_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4x12-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos4x12_pin_banks1,
|
||||
@ -900,7 +901,6 @@ struct samsung_pin_ctrl exynos4x12_pin_ctrl[] = {
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4x12-gpio-ctrl1",
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos4x12_pin_banks2,
|
||||
@ -908,7 +908,6 @@ struct samsung_pin_ctrl exynos4x12_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4x12-gpio-ctrl2",
|
||||
}, {
|
||||
/* pin-controller instance 3 data */
|
||||
.pin_banks = exynos4x12_pin_banks3,
|
||||
@ -916,12 +915,86 @@ struct samsung_pin_ctrl exynos4x12_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos4x12-gpio-ctrl3",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos4415 pin-controller 0 */
|
||||
static const struct samsung_pin_bank_data exynos4415_pin_banks0[] = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x060, "gpc0", 0x0c),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x080, "gpc1", 0x10),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x0A0, "gpd0", 0x14),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x0C0, "gpd1", 0x18),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x180, "gpf0", 0x30),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x1A0, "gpf1", 0x34),
|
||||
EXYNOS_PIN_BANK_EINTG(1, 0x1C0, "gpf2", 0x38),
|
||||
};
|
||||
|
||||
/* pin banks of exynos4415 pin-controller 1 */
|
||||
static const struct samsung_pin_bank_data exynos4415_pin_banks1[] = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpk0", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x060, "gpk1", 0x0c),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x080, "gpk2", 0x10),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x0A0, "gpk3", 0x14),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x0C0, "gpl0", 0x18),
|
||||
EXYNOS_PIN_BANK_EINTN(6, 0x120, "mp00"),
|
||||
EXYNOS_PIN_BANK_EINTN(4, 0x140, "mp01"),
|
||||
EXYNOS_PIN_BANK_EINTN(6, 0x160, "mp02"),
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x180, "mp03"),
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x1A0, "mp04"),
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x1C0, "mp05"),
|
||||
EXYNOS_PIN_BANK_EINTN(8, 0x1E0, "mp06"),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x260, "gpm0", 0x24),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x280, "gpm1", 0x28),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x2A0, "gpm2", 0x2c),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x2C0, "gpm3", 0x30),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x2E0, "gpm4", 0x34),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC00, "gpx0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC20, "gpx1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC40, "gpx2", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC60, "gpx3", 0x0c),
|
||||
};
|
||||
|
||||
/* pin banks of exynos4415 pin-controller 2 */
|
||||
static const struct samsung_pin_bank_data exynos4415_pin_banks2[] = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTN(2, 0x000, "etc1"),
|
||||
};
|
||||
|
||||
/*
|
||||
* Samsung pinctrl driver data for Exynos4415 SoC. Exynos4415 SoC includes
|
||||
* three gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
const struct samsung_pin_ctrl exynos4415_pin_ctrl[] = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos4415_pin_banks0,
|
||||
.nr_banks = ARRAY_SIZE(exynos4415_pin_banks0),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos4415_pin_banks1,
|
||||
.nr_banks = ARRAY_SIZE(exynos4415_pin_banks1),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos4415_pin_banks2,
|
||||
.nr_banks = ARRAY_SIZE(exynos4415_pin_banks2),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos5250 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos5250_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos5250_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpa2", 0x08),
|
||||
@ -950,7 +1023,7 @@ static struct samsung_pin_bank exynos5250_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5250 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos5250_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos5250_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpe0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(2, 0x020, "gpe1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x040, "gpf0", 0x08),
|
||||
@ -963,7 +1036,7 @@ static struct samsung_pin_bank exynos5250_pin_banks1[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5250 pin-controller 2 */
|
||||
static struct samsung_pin_bank exynos5250_pin_banks2[] = {
|
||||
static const struct samsung_pin_bank_data exynos5250_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpv0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x020, "gpv1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpv2", 0x08),
|
||||
@ -972,7 +1045,7 @@ static struct samsung_pin_bank exynos5250_pin_banks2[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5250 pin-controller 3 */
|
||||
static struct samsung_pin_bank exynos5250_pin_banks3[] = {
|
||||
static const struct samsung_pin_bank_data exynos5250_pin_banks3[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz", 0x00),
|
||||
};
|
||||
|
||||
@ -980,7 +1053,7 @@ static struct samsung_pin_bank exynos5250_pin_banks3[] = {
|
||||
* Samsung pinctrl driver data for Exynos5250 SoC. Exynos5250 SoC includes
|
||||
* four gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos5250_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos5250_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos5250_pin_banks0,
|
||||
@ -989,7 +1062,6 @@ struct samsung_pin_ctrl exynos5250_pin_ctrl[] = {
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos5250-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos5250_pin_banks1,
|
||||
@ -997,7 +1069,6 @@ struct samsung_pin_ctrl exynos5250_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos5250-gpio-ctrl1",
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos5250_pin_banks2,
|
||||
@ -1005,7 +1076,6 @@ struct samsung_pin_ctrl exynos5250_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos5250-gpio-ctrl2",
|
||||
}, {
|
||||
/* pin-controller instance 3 data */
|
||||
.pin_banks = exynos5250_pin_banks3,
|
||||
@ -1013,12 +1083,11 @@ struct samsung_pin_ctrl exynos5250_pin_ctrl[] = {
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.suspend = exynos_pinctrl_suspend,
|
||||
.resume = exynos_pinctrl_resume,
|
||||
.label = "exynos5250-gpio-ctrl3",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos5260 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos5260_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos5260_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpa2", 0x08),
|
||||
@ -1043,7 +1112,7 @@ static struct samsung_pin_bank exynos5260_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5260 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos5260_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos5260_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpc0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpc1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x040, "gpc2", 0x08),
|
||||
@ -1052,7 +1121,7 @@ static struct samsung_pin_bank exynos5260_pin_banks1[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5260 pin-controller 2 */
|
||||
static struct samsung_pin_bank exynos5260_pin_banks2[] = {
|
||||
static const struct samsung_pin_bank_data exynos5260_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04),
|
||||
};
|
||||
@ -1061,31 +1130,28 @@ static struct samsung_pin_bank exynos5260_pin_banks2[] = {
|
||||
* Samsung pinctrl driver data for Exynos5260 SoC. Exynos5260 SoC includes
|
||||
* three gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos5260_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos5260_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos5260_pin_banks0,
|
||||
.nr_banks = ARRAY_SIZE(exynos5260_pin_banks0),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.label = "exynos5260-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos5260_pin_banks1,
|
||||
.nr_banks = ARRAY_SIZE(exynos5260_pin_banks1),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5260-gpio-ctrl1",
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos5260_pin_banks2,
|
||||
.nr_banks = ARRAY_SIZE(exynos5260_pin_banks2),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5260-gpio-ctrl2",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos5420 pin-controller 0 */
|
||||
static struct samsung_pin_bank exynos5420_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data exynos5420_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpy7", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC00, "gpx0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0xC20, "gpx1", 0x04),
|
||||
@ -1094,7 +1160,7 @@ static struct samsung_pin_bank exynos5420_pin_banks0[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5420 pin-controller 1 */
|
||||
static struct samsung_pin_bank exynos5420_pin_banks1[] = {
|
||||
static const struct samsung_pin_bank_data exynos5420_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpc0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x020, "gpc1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x040, "gpc2", 0x08),
|
||||
@ -1111,7 +1177,7 @@ static struct samsung_pin_bank exynos5420_pin_banks1[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5420 pin-controller 2 */
|
||||
static struct samsung_pin_bank exynos5420_pin_banks2[] = {
|
||||
static const struct samsung_pin_bank_data exynos5420_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpe0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(2, 0x020, "gpe1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x040, "gpf0", 0x08),
|
||||
@ -1123,7 +1189,7 @@ static struct samsung_pin_bank exynos5420_pin_banks2[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5420 pin-controller 3 */
|
||||
static struct samsung_pin_bank exynos5420_pin_banks3[] = {
|
||||
static const struct samsung_pin_bank_data exynos5420_pin_banks3[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpa2", 0x08),
|
||||
@ -1136,7 +1202,7 @@ static struct samsung_pin_bank exynos5420_pin_banks3[] = {
|
||||
};
|
||||
|
||||
/* pin banks of exynos5420 pin-controller 4 */
|
||||
static struct samsung_pin_bank exynos5420_pin_banks4[] = {
|
||||
static const struct samsung_pin_bank_data exynos5420_pin_banks4[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz", 0x00),
|
||||
};
|
||||
|
||||
@ -1144,37 +1210,137 @@ static struct samsung_pin_bank exynos5420_pin_banks4[] = {
|
||||
* Samsung pinctrl driver data for Exynos5420 SoC. Exynos5420 SoC includes
|
||||
* four gpio/pin-mux/pinconfig controllers.
|
||||
*/
|
||||
struct samsung_pin_ctrl exynos5420_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl exynos5420_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 data */
|
||||
.pin_banks = exynos5420_pin_banks0,
|
||||
.nr_banks = ARRAY_SIZE(exynos5420_pin_banks0),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
.label = "exynos5420-gpio-ctrl0",
|
||||
}, {
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = exynos5420_pin_banks1,
|
||||
.nr_banks = ARRAY_SIZE(exynos5420_pin_banks1),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5420-gpio-ctrl1",
|
||||
}, {
|
||||
/* pin-controller instance 2 data */
|
||||
.pin_banks = exynos5420_pin_banks2,
|
||||
.nr_banks = ARRAY_SIZE(exynos5420_pin_banks2),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5420-gpio-ctrl2",
|
||||
}, {
|
||||
/* pin-controller instance 3 data */
|
||||
.pin_banks = exynos5420_pin_banks3,
|
||||
.nr_banks = ARRAY_SIZE(exynos5420_pin_banks3),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5420-gpio-ctrl3",
|
||||
}, {
|
||||
/* pin-controller instance 4 data */
|
||||
.pin_banks = exynos5420_pin_banks4,
|
||||
.nr_banks = ARRAY_SIZE(exynos5420_pin_banks4),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.label = "exynos5420-gpio-ctrl4",
|
||||
},
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - ALIVE */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks0[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - BUS0 */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks1[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x000, "gpb0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x020, "gpc0", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(2, 0x040, "gpc1", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x060, "gpc2", 0x0c),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x080, "gpc3", 0x10),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x0a0, "gpd0", 0x14),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x0c0, "gpd1", 0x18),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x0e0, "gpd2", 0x1c),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x100, "gpd4", 0x20),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x120, "gpd5", 0x24),
|
||||
EXYNOS_PIN_BANK_EINTG(6, 0x140, "gpd6", 0x28),
|
||||
EXYNOS_PIN_BANK_EINTG(3, 0x160, "gpd7", 0x2c),
|
||||
EXYNOS_PIN_BANK_EINTG(2, 0x180, "gpd8", 0x30),
|
||||
EXYNOS_PIN_BANK_EINTG(2, 0x1a0, "gpg0", 0x34),
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x1c0, "gpg3", 0x38),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - NFC */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks2[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - TOUCH */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks3[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - FF */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks4[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpg4", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - ESE */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks5[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x000, "gpv7", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - FSYS0 */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks6[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpr4", 0x00),
|
||||
};
|
||||
|
||||
/* pin banks of exynos7 pin-controller - FSYS1 */
|
||||
static const struct samsung_pin_bank_data exynos7_pin_banks7[] __initconst = {
|
||||
EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpr0", 0x00),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x020, "gpr1", 0x04),
|
||||
EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr2", 0x08),
|
||||
EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr3", 0x0c),
|
||||
};
|
||||
|
||||
const struct samsung_pin_ctrl exynos7_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 0 Alive data */
|
||||
.pin_banks = exynos7_pin_banks0,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks0),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
.eint_wkup_init = exynos_eint_wkup_init,
|
||||
}, {
|
||||
/* pin-controller instance 1 BUS0 data */
|
||||
.pin_banks = exynos7_pin_banks1,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks1),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 2 NFC data */
|
||||
.pin_banks = exynos7_pin_banks2,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks2),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 3 TOUCH data */
|
||||
.pin_banks = exynos7_pin_banks3,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks3),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 4 FF data */
|
||||
.pin_banks = exynos7_pin_banks4,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks4),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 5 ESE data */
|
||||
.pin_banks = exynos7_pin_banks5,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks5),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 6 FSYS0 data */
|
||||
.pin_banks = exynos7_pin_banks6,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks6),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
}, {
|
||||
/* pin-controller instance 7 FSYS1 data */
|
||||
.pin_banks = exynos7_pin_banks7,
|
||||
.nr_banks = ARRAY_SIZE(exynos7_pin_banks7),
|
||||
.eint_gpio_init = exynos_eint_gpio_init,
|
||||
},
|
||||
};
|
||||
|
||||
@ -25,6 +25,9 @@
|
||||
#define EXYNOS_WKUP_ECON_OFFSET 0xE00
|
||||
#define EXYNOS_WKUP_EMASK_OFFSET 0xF00
|
||||
#define EXYNOS_WKUP_EPEND_OFFSET 0xF40
|
||||
#define EXYNOS7_WKUP_ECON_OFFSET 0x700
|
||||
#define EXYNOS7_WKUP_EMASK_OFFSET 0x900
|
||||
#define EXYNOS7_WKUP_EPEND_OFFSET 0xA00
|
||||
#define EXYNOS_SVC_OFFSET 0xB08
|
||||
#define EXYNOS_EINT_FUNC 0xF
|
||||
|
||||
|
||||
@ -44,12 +44,12 @@
|
||||
#define EINT_EDGE_BOTH 6
|
||||
#define EINT_MASK 0xf
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_1bit = {
|
||||
static const struct samsung_pin_bank_type bank_type_1bit = {
|
||||
.fld_width = { 1, 1, },
|
||||
.reg_offset = { 0x00, 0x04, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_2bit = {
|
||||
static const struct samsung_pin_bank_type bank_type_2bit = {
|
||||
.fld_width = { 2, 1, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, },
|
||||
};
|
||||
@ -143,7 +143,7 @@ static void s3c24xx_eint_set_handler(unsigned int irq, unsigned int type)
|
||||
static void s3c24xx_eint_set_function(struct samsung_pinctrl_drv_data *d,
|
||||
struct samsung_pin_bank *bank, int pin)
|
||||
{
|
||||
struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
const struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
unsigned long flags;
|
||||
void __iomem *reg;
|
||||
u8 shift;
|
||||
@ -518,8 +518,8 @@ static int s3c24xx_eint_init(struct samsung_pinctrl_drv_data *d)
|
||||
irq_set_handler_data(irq, eint_data);
|
||||
}
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
struct s3c24xx_eint_domain_data *ddata;
|
||||
unsigned int mask;
|
||||
unsigned int irq;
|
||||
@ -561,7 +561,7 @@ static int s3c24xx_eint_init(struct samsung_pinctrl_drv_data *d)
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct samsung_pin_bank s3c2412_pin_banks[] = {
|
||||
static const struct samsung_pin_bank_data s3c2412_pin_banks[] __initconst = {
|
||||
PIN_BANK_A(23, 0x000, "gpa"),
|
||||
PIN_BANK_2BIT(11, 0x010, "gpb"),
|
||||
PIN_BANK_2BIT(16, 0x020, "gpc"),
|
||||
@ -573,16 +573,15 @@ static struct samsung_pin_bank s3c2412_pin_banks[] = {
|
||||
PIN_BANK_2BIT(13, 0x080, "gpj"),
|
||||
};
|
||||
|
||||
struct samsung_pin_ctrl s3c2412_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s3c2412_pin_ctrl[] __initconst = {
|
||||
{
|
||||
.pin_banks = s3c2412_pin_banks,
|
||||
.nr_banks = ARRAY_SIZE(s3c2412_pin_banks),
|
||||
.eint_wkup_init = s3c24xx_eint_init,
|
||||
.label = "S3C2412-GPIO",
|
||||
},
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank s3c2416_pin_banks[] = {
|
||||
static const struct samsung_pin_bank_data s3c2416_pin_banks[] __initconst = {
|
||||
PIN_BANK_A(27, 0x000, "gpa"),
|
||||
PIN_BANK_2BIT(11, 0x010, "gpb"),
|
||||
PIN_BANK_2BIT(16, 0x020, "gpc"),
|
||||
@ -596,16 +595,15 @@ static struct samsung_pin_bank s3c2416_pin_banks[] = {
|
||||
PIN_BANK_2BIT(2, 0x100, "gpm"),
|
||||
};
|
||||
|
||||
struct samsung_pin_ctrl s3c2416_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s3c2416_pin_ctrl[] __initconst = {
|
||||
{
|
||||
.pin_banks = s3c2416_pin_banks,
|
||||
.nr_banks = ARRAY_SIZE(s3c2416_pin_banks),
|
||||
.eint_wkup_init = s3c24xx_eint_init,
|
||||
.label = "S3C2416-GPIO",
|
||||
},
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank s3c2440_pin_banks[] = {
|
||||
static const struct samsung_pin_bank_data s3c2440_pin_banks[] __initconst = {
|
||||
PIN_BANK_A(25, 0x000, "gpa"),
|
||||
PIN_BANK_2BIT(11, 0x010, "gpb"),
|
||||
PIN_BANK_2BIT(16, 0x020, "gpc"),
|
||||
@ -617,16 +615,15 @@ static struct samsung_pin_bank s3c2440_pin_banks[] = {
|
||||
PIN_BANK_2BIT(13, 0x0d0, "gpj"),
|
||||
};
|
||||
|
||||
struct samsung_pin_ctrl s3c2440_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s3c2440_pin_ctrl[] __initconst = {
|
||||
{
|
||||
.pin_banks = s3c2440_pin_banks,
|
||||
.nr_banks = ARRAY_SIZE(s3c2440_pin_banks),
|
||||
.eint_wkup_init = s3c24xx_eint_init,
|
||||
.label = "S3C2440-GPIO",
|
||||
},
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank s3c2450_pin_banks[] = {
|
||||
static const struct samsung_pin_bank_data s3c2450_pin_banks[] __initconst = {
|
||||
PIN_BANK_A(28, 0x000, "gpa"),
|
||||
PIN_BANK_2BIT(11, 0x010, "gpb"),
|
||||
PIN_BANK_2BIT(16, 0x020, "gpc"),
|
||||
@ -641,11 +638,10 @@ static struct samsung_pin_bank s3c2450_pin_banks[] = {
|
||||
PIN_BANK_2BIT(2, 0x100, "gpm"),
|
||||
};
|
||||
|
||||
struct samsung_pin_ctrl s3c2450_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s3c2450_pin_ctrl[] __initconst = {
|
||||
{
|
||||
.pin_banks = s3c2450_pin_banks,
|
||||
.nr_banks = ARRAY_SIZE(s3c2450_pin_banks),
|
||||
.eint_wkup_init = s3c24xx_eint_init,
|
||||
.label = "S3C2450-GPIO",
|
||||
},
|
||||
};
|
||||
|
||||
@ -68,32 +68,32 @@
|
||||
#define EINT_CON_MASK 0xF
|
||||
#define EINT_CON_LEN 4
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_4bit_off = {
|
||||
static const struct samsung_pin_bank_type bank_type_4bit_off = {
|
||||
.fld_width = { 4, 1, 2, 0, 2, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, 0, 0x0c, 0x10, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_4bit_alive = {
|
||||
static const struct samsung_pin_bank_type bank_type_4bit_alive = {
|
||||
.fld_width = { 4, 1, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_4bit2_off = {
|
||||
static const struct samsung_pin_bank_type bank_type_4bit2_off = {
|
||||
.fld_width = { 4, 1, 2, 0, 2, 2, },
|
||||
.reg_offset = { 0x00, 0x08, 0x0c, 0, 0x10, 0x14, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_4bit2_alive = {
|
||||
static const struct samsung_pin_bank_type bank_type_4bit2_alive = {
|
||||
.fld_width = { 4, 1, 2, },
|
||||
.reg_offset = { 0x00, 0x08, 0x0c, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_2bit_off = {
|
||||
static const struct samsung_pin_bank_type bank_type_2bit_off = {
|
||||
.fld_width = { 2, 1, 2, 0, 2, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, 0, 0x0c, 0x10, },
|
||||
};
|
||||
|
||||
static struct samsung_pin_bank_type bank_type_2bit_alive = {
|
||||
static const struct samsung_pin_bank_type bank_type_2bit_alive = {
|
||||
.fld_width = { 2, 1, 2, },
|
||||
.reg_offset = { 0x00, 0x04, 0x08, },
|
||||
};
|
||||
@ -272,7 +272,7 @@ static void s3c64xx_irq_set_handler(unsigned int irq, unsigned int type)
|
||||
static void s3c64xx_irq_set_function(struct samsung_pinctrl_drv_data *d,
|
||||
struct samsung_pin_bank *bank, int pin)
|
||||
{
|
||||
struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
const struct samsung_pin_bank_type *bank_type = bank->type;
|
||||
unsigned long flags;
|
||||
void __iomem *reg;
|
||||
u8 shift;
|
||||
@ -468,8 +468,8 @@ static int s3c64xx_eint_gpio_init(struct samsung_pinctrl_drv_data *d)
|
||||
}
|
||||
|
||||
nr_domains = 0;
|
||||
bank = d->ctrl->pin_banks;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
unsigned int nr_eints;
|
||||
unsigned int mask;
|
||||
|
||||
@ -497,9 +497,9 @@ static int s3c64xx_eint_gpio_init(struct samsung_pinctrl_drv_data *d)
|
||||
}
|
||||
data->drvdata = d;
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
bank = d->pin_banks;
|
||||
nr_domains = 0;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
if (bank->eint_type != EINT_TYPE_GPIO)
|
||||
continue;
|
||||
|
||||
@ -735,8 +735,8 @@ static int s3c64xx_eint_eint0_init(struct samsung_pinctrl_drv_data *d)
|
||||
irq_set_handler_data(irq, data);
|
||||
}
|
||||
|
||||
bank = d->ctrl->pin_banks;
|
||||
for (i = 0; i < d->ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
struct s3c64xx_eint0_domain_data *ddata;
|
||||
unsigned int nr_eints;
|
||||
unsigned int mask;
|
||||
@ -780,7 +780,7 @@ static int s3c64xx_eint_eint0_init(struct samsung_pinctrl_drv_data *d)
|
||||
}
|
||||
|
||||
/* pin banks of s3c64xx pin-controller 0 */
|
||||
static struct samsung_pin_bank s3c64xx_pin_banks0[] = {
|
||||
static const struct samsung_pin_bank_data s3c64xx_pin_banks0[] __initconst = {
|
||||
PIN_BANK_4BIT_EINTG(8, 0x000, "gpa", 0),
|
||||
PIN_BANK_4BIT_EINTG(7, 0x020, "gpb", 8),
|
||||
PIN_BANK_4BIT_EINTG(8, 0x040, "gpc", 16),
|
||||
@ -804,13 +804,12 @@ static struct samsung_pin_bank s3c64xx_pin_banks0[] = {
|
||||
* Samsung pinctrl driver data for S3C64xx SoC. S3C64xx SoC includes
|
||||
* one gpio/pin-mux/pinconfig controller.
|
||||
*/
|
||||
struct samsung_pin_ctrl s3c64xx_pin_ctrl[] = {
|
||||
const struct samsung_pin_ctrl s3c64xx_pin_ctrl[] __initconst = {
|
||||
{
|
||||
/* pin-controller instance 1 data */
|
||||
.pin_banks = s3c64xx_pin_banks0,
|
||||
.nr_banks = ARRAY_SIZE(s3c64xx_pin_banks0),
|
||||
.eint_gpio_init = s3c64xx_eint_gpio_init,
|
||||
.eint_wkup_init = s3c64xx_eint_eint0_init,
|
||||
.label = "S3C64xx-GPIO",
|
||||
},
|
||||
};
|
||||
|
||||
@ -349,7 +349,7 @@ static void pin_to_reg_bank(struct samsung_pinctrl_drv_data *drvdata,
|
||||
{
|
||||
struct samsung_pin_bank *b;
|
||||
|
||||
b = drvdata->ctrl->pin_banks;
|
||||
b = drvdata->pin_banks;
|
||||
|
||||
while ((pin >= b->pin_base) &&
|
||||
((b->pin_base + b->nr_pins - 1) < pin))
|
||||
@ -366,7 +366,7 @@ static void samsung_pinmux_setup(struct pinctrl_dev *pctldev, unsigned selector,
|
||||
unsigned group, bool enable)
|
||||
{
|
||||
struct samsung_pinctrl_drv_data *drvdata;
|
||||
struct samsung_pin_bank_type *type;
|
||||
const struct samsung_pin_bank_type *type;
|
||||
struct samsung_pin_bank *bank;
|
||||
void __iomem *reg;
|
||||
u32 mask, shift, data, pin_offset;
|
||||
@ -378,7 +378,7 @@ static void samsung_pinmux_setup(struct pinctrl_dev *pctldev, unsigned selector,
|
||||
func = &drvdata->pmx_functions[selector];
|
||||
grp = &drvdata->pin_groups[group];
|
||||
|
||||
pin_to_reg_bank(drvdata, grp->pins[0] - drvdata->ctrl->base,
|
||||
pin_to_reg_bank(drvdata, grp->pins[0] - drvdata->pin_base,
|
||||
®, &pin_offset, &bank);
|
||||
type = bank->type;
|
||||
mask = (1 << type->fld_width[PINCFG_TYPE_FUNC]) - 1;
|
||||
@ -422,7 +422,7 @@ static int samsung_pinconf_rw(struct pinctrl_dev *pctldev, unsigned int pin,
|
||||
unsigned long *config, bool set)
|
||||
{
|
||||
struct samsung_pinctrl_drv_data *drvdata;
|
||||
struct samsung_pin_bank_type *type;
|
||||
const struct samsung_pin_bank_type *type;
|
||||
struct samsung_pin_bank *bank;
|
||||
void __iomem *reg_base;
|
||||
enum pincfg_type cfg_type = PINCFG_UNPACK_TYPE(*config);
|
||||
@ -431,7 +431,7 @@ static int samsung_pinconf_rw(struct pinctrl_dev *pctldev, unsigned int pin,
|
||||
unsigned long flags;
|
||||
|
||||
drvdata = pinctrl_dev_get_drvdata(pctldev);
|
||||
pin_to_reg_bank(drvdata, pin - drvdata->ctrl->base, ®_base,
|
||||
pin_to_reg_bank(drvdata, pin - drvdata->pin_base, ®_base,
|
||||
&pin_offset, &bank);
|
||||
type = bank->type;
|
||||
|
||||
@ -528,7 +528,7 @@ static const struct pinconf_ops samsung_pinconf_ops = {
|
||||
static void samsung_gpio_set(struct gpio_chip *gc, unsigned offset, int value)
|
||||
{
|
||||
struct samsung_pin_bank *bank = gc_to_pin_bank(gc);
|
||||
struct samsung_pin_bank_type *type = bank->type;
|
||||
const struct samsung_pin_bank_type *type = bank->type;
|
||||
unsigned long flags;
|
||||
void __iomem *reg;
|
||||
u32 data;
|
||||
@ -552,7 +552,7 @@ static int samsung_gpio_get(struct gpio_chip *gc, unsigned offset)
|
||||
void __iomem *reg;
|
||||
u32 data;
|
||||
struct samsung_pin_bank *bank = gc_to_pin_bank(gc);
|
||||
struct samsung_pin_bank_type *type = bank->type;
|
||||
const struct samsung_pin_bank_type *type = bank->type;
|
||||
|
||||
reg = bank->drvdata->virt_base + bank->pctl_offset;
|
||||
|
||||
@ -569,7 +569,7 @@ static int samsung_gpio_get(struct gpio_chip *gc, unsigned offset)
|
||||
static int samsung_gpio_set_direction(struct gpio_chip *gc,
|
||||
unsigned offset, bool input)
|
||||
{
|
||||
struct samsung_pin_bank_type *type;
|
||||
const struct samsung_pin_bank_type *type;
|
||||
struct samsung_pin_bank *bank;
|
||||
struct samsung_pinctrl_drv_data *drvdata;
|
||||
void __iomem *reg;
|
||||
@ -834,32 +834,32 @@ static int samsung_pinctrl_register(struct platform_device *pdev,
|
||||
ctrldesc->confops = &samsung_pinconf_ops;
|
||||
|
||||
pindesc = devm_kzalloc(&pdev->dev, sizeof(*pindesc) *
|
||||
drvdata->ctrl->nr_pins, GFP_KERNEL);
|
||||
drvdata->nr_pins, GFP_KERNEL);
|
||||
if (!pindesc) {
|
||||
dev_err(&pdev->dev, "mem alloc for pin descriptors failed\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
ctrldesc->pins = pindesc;
|
||||
ctrldesc->npins = drvdata->ctrl->nr_pins;
|
||||
ctrldesc->npins = drvdata->nr_pins;
|
||||
|
||||
/* dynamically populate the pin number and pin name for pindesc */
|
||||
for (pin = 0, pdesc = pindesc; pin < ctrldesc->npins; pin++, pdesc++)
|
||||
pdesc->number = pin + drvdata->ctrl->base;
|
||||
pdesc->number = pin + drvdata->pin_base;
|
||||
|
||||
/*
|
||||
* allocate space for storing the dynamically generated names for all
|
||||
* the pins which belong to this pin-controller.
|
||||
*/
|
||||
pin_names = devm_kzalloc(&pdev->dev, sizeof(char) * PIN_NAME_LENGTH *
|
||||
drvdata->ctrl->nr_pins, GFP_KERNEL);
|
||||
drvdata->nr_pins, GFP_KERNEL);
|
||||
if (!pin_names) {
|
||||
dev_err(&pdev->dev, "mem alloc for pin names failed\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
/* for each pin, the name of the pin is pin-bank name + pin number */
|
||||
for (bank = 0; bank < drvdata->ctrl->nr_banks; bank++) {
|
||||
pin_bank = &drvdata->ctrl->pin_banks[bank];
|
||||
for (bank = 0; bank < drvdata->nr_banks; bank++) {
|
||||
pin_bank = &drvdata->pin_banks[bank];
|
||||
for (pin = 0; pin < pin_bank->nr_pins; pin++) {
|
||||
sprintf(pin_names, "%s-%d", pin_bank->name, pin);
|
||||
pdesc = pindesc + pin_bank->pin_base + pin;
|
||||
@ -878,11 +878,11 @@ static int samsung_pinctrl_register(struct platform_device *pdev,
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
for (bank = 0; bank < drvdata->ctrl->nr_banks; ++bank) {
|
||||
pin_bank = &drvdata->ctrl->pin_banks[bank];
|
||||
for (bank = 0; bank < drvdata->nr_banks; ++bank) {
|
||||
pin_bank = &drvdata->pin_banks[bank];
|
||||
pin_bank->grange.name = pin_bank->name;
|
||||
pin_bank->grange.id = bank;
|
||||
pin_bank->grange.pin_base = drvdata->ctrl->base
|
||||
pin_bank->grange.pin_base = drvdata->pin_base
|
||||
+ pin_bank->pin_base;
|
||||
pin_bank->grange.base = pin_bank->gpio_chip.base;
|
||||
pin_bank->grange.npins = pin_bank->gpio_chip.ngpio;
|
||||
@ -918,17 +918,16 @@ static const struct gpio_chip samsung_gpiolib_chip = {
|
||||
static int samsung_gpiolib_register(struct platform_device *pdev,
|
||||
struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
struct samsung_pin_bank *bank = ctrl->pin_banks;
|
||||
struct samsung_pin_bank *bank = drvdata->pin_banks;
|
||||
struct gpio_chip *gc;
|
||||
int ret;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank) {
|
||||
for (i = 0; i < drvdata->nr_banks; ++i, ++bank) {
|
||||
bank->gpio_chip = samsung_gpiolib_chip;
|
||||
|
||||
gc = &bank->gpio_chip;
|
||||
gc->base = ctrl->base + bank->pin_base;
|
||||
gc->base = drvdata->pin_base + bank->pin_base;
|
||||
gc->ngpio = bank->nr_pins;
|
||||
gc->dev = &pdev->dev;
|
||||
gc->of_node = bank->of_node;
|
||||
@ -954,51 +953,70 @@ fail:
|
||||
static int samsung_gpiolib_unregister(struct platform_device *pdev,
|
||||
struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
struct samsung_pin_bank *bank = ctrl->pin_banks;
|
||||
struct samsung_pin_bank *bank = drvdata->pin_banks;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank)
|
||||
for (i = 0; i < drvdata->nr_banks; ++i, ++bank)
|
||||
gpiochip_remove(&bank->gpio_chip);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct of_device_id samsung_pinctrl_dt_match[];
|
||||
|
||||
/* retrieve the soc specific data */
|
||||
static struct samsung_pin_ctrl *samsung_pinctrl_get_soc_data(
|
||||
struct samsung_pinctrl_drv_data *d,
|
||||
struct platform_device *pdev)
|
||||
static const struct samsung_pin_ctrl *
|
||||
samsung_pinctrl_get_soc_data(struct samsung_pinctrl_drv_data *d,
|
||||
struct platform_device *pdev)
|
||||
{
|
||||
int id;
|
||||
const struct of_device_id *match;
|
||||
struct device_node *node = pdev->dev.of_node;
|
||||
struct device_node *np;
|
||||
struct samsung_pin_ctrl *ctrl;
|
||||
const struct samsung_pin_bank_data *bdata;
|
||||
const struct samsung_pin_ctrl *ctrl;
|
||||
struct samsung_pin_bank *bank;
|
||||
int i;
|
||||
|
||||
id = of_alias_get_id(node, "pinctrl");
|
||||
if (id < 0) {
|
||||
dev_err(&pdev->dev, "failed to get alias id\n");
|
||||
return NULL;
|
||||
return ERR_PTR(-ENOENT);
|
||||
}
|
||||
match = of_match_node(samsung_pinctrl_dt_match, node);
|
||||
ctrl = (struct samsung_pin_ctrl *)match->data + id;
|
||||
|
||||
bank = ctrl->pin_banks;
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank) {
|
||||
d->suspend = ctrl->suspend;
|
||||
d->resume = ctrl->resume;
|
||||
d->nr_banks = ctrl->nr_banks;
|
||||
d->pin_banks = devm_kcalloc(&pdev->dev, d->nr_banks,
|
||||
sizeof(*d->pin_banks), GFP_KERNEL);
|
||||
if (!d->pin_banks)
|
||||
return ERR_PTR(-ENOMEM);
|
||||
|
||||
bank = d->pin_banks;
|
||||
bdata = ctrl->pin_banks;
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bdata, ++bank) {
|
||||
bank->type = bdata->type;
|
||||
bank->pctl_offset = bdata->pctl_offset;
|
||||
bank->nr_pins = bdata->nr_pins;
|
||||
bank->eint_func = bdata->eint_func;
|
||||
bank->eint_type = bdata->eint_type;
|
||||
bank->eint_mask = bdata->eint_mask;
|
||||
bank->eint_offset = bdata->eint_offset;
|
||||
bank->name = bdata->name;
|
||||
|
||||
spin_lock_init(&bank->slock);
|
||||
bank->drvdata = d;
|
||||
bank->pin_base = ctrl->nr_pins;
|
||||
ctrl->nr_pins += bank->nr_pins;
|
||||
bank->pin_base = d->nr_pins;
|
||||
d->nr_pins += bank->nr_pins;
|
||||
}
|
||||
|
||||
for_each_child_of_node(node, np) {
|
||||
if (!of_find_property(np, "gpio-controller", NULL))
|
||||
continue;
|
||||
bank = ctrl->pin_banks;
|
||||
for (i = 0; i < ctrl->nr_banks; ++i, ++bank) {
|
||||
bank = d->pin_banks;
|
||||
for (i = 0; i < d->nr_banks; ++i, ++bank) {
|
||||
if (!strcmp(bank->name, np->name)) {
|
||||
bank->of_node = np;
|
||||
break;
|
||||
@ -1006,8 +1024,8 @@ static struct samsung_pin_ctrl *samsung_pinctrl_get_soc_data(
|
||||
}
|
||||
}
|
||||
|
||||
ctrl->base = pin_base;
|
||||
pin_base += ctrl->nr_pins;
|
||||
d->pin_base = pin_base;
|
||||
pin_base += d->nr_pins;
|
||||
|
||||
return ctrl;
|
||||
}
|
||||
@ -1015,8 +1033,8 @@ static struct samsung_pin_ctrl *samsung_pinctrl_get_soc_data(
|
||||
static int samsung_pinctrl_probe(struct platform_device *pdev)
|
||||
{
|
||||
struct samsung_pinctrl_drv_data *drvdata;
|
||||
const struct samsung_pin_ctrl *ctrl;
|
||||
struct device *dev = &pdev->dev;
|
||||
struct samsung_pin_ctrl *ctrl;
|
||||
struct resource *res;
|
||||
int ret;
|
||||
|
||||
@ -1033,11 +1051,10 @@ static int samsung_pinctrl_probe(struct platform_device *pdev)
|
||||
}
|
||||
|
||||
ctrl = samsung_pinctrl_get_soc_data(drvdata, pdev);
|
||||
if (!ctrl) {
|
||||
if (IS_ERR(ctrl)) {
|
||||
dev_err(&pdev->dev, "driver data not available\n");
|
||||
return -EINVAL;
|
||||
return PTR_ERR(ctrl);
|
||||
}
|
||||
drvdata->ctrl = ctrl;
|
||||
drvdata->dev = dev;
|
||||
|
||||
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
@ -1082,16 +1099,14 @@ static int samsung_pinctrl_probe(struct platform_device *pdev)
|
||||
static void samsung_pinctrl_suspend_dev(
|
||||
struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
void __iomem *virt_base = drvdata->virt_base;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; i++) {
|
||||
struct samsung_pin_bank *bank = &ctrl->pin_banks[i];
|
||||
for (i = 0; i < drvdata->nr_banks; i++) {
|
||||
struct samsung_pin_bank *bank = &drvdata->pin_banks[i];
|
||||
void __iomem *reg = virt_base + bank->pctl_offset;
|
||||
|
||||
u8 *offs = bank->type->reg_offset;
|
||||
u8 *widths = bank->type->fld_width;
|
||||
const u8 *offs = bank->type->reg_offset;
|
||||
const u8 *widths = bank->type->fld_width;
|
||||
enum pincfg_type type;
|
||||
|
||||
/* Registers without a powerdown config aren't lost */
|
||||
@ -1116,8 +1131,8 @@ static void samsung_pinctrl_suspend_dev(
|
||||
}
|
||||
}
|
||||
|
||||
if (ctrl->suspend)
|
||||
ctrl->suspend(drvdata);
|
||||
if (drvdata->suspend)
|
||||
drvdata->suspend(drvdata);
|
||||
}
|
||||
|
||||
/**
|
||||
@ -1130,19 +1145,17 @@ static void samsung_pinctrl_suspend_dev(
|
||||
*/
|
||||
static void samsung_pinctrl_resume_dev(struct samsung_pinctrl_drv_data *drvdata)
|
||||
{
|
||||
struct samsung_pin_ctrl *ctrl = drvdata->ctrl;
|
||||
void __iomem *virt_base = drvdata->virt_base;
|
||||
int i;
|
||||
|
||||
if (ctrl->resume)
|
||||
ctrl->resume(drvdata);
|
||||
if (drvdata->resume)
|
||||
drvdata->resume(drvdata);
|
||||
|
||||
for (i = 0; i < ctrl->nr_banks; i++) {
|
||||
struct samsung_pin_bank *bank = &ctrl->pin_banks[i];
|
||||
for (i = 0; i < drvdata->nr_banks; i++) {
|
||||
struct samsung_pin_bank *bank = &drvdata->pin_banks[i];
|
||||
void __iomem *reg = virt_base + bank->pctl_offset;
|
||||
|
||||
u8 *offs = bank->type->reg_offset;
|
||||
u8 *widths = bank->type->fld_width;
|
||||
const u8 *offs = bank->type->reg_offset;
|
||||
const u8 *widths = bank->type->fld_width;
|
||||
enum pincfg_type type;
|
||||
|
||||
/* Registers without a powerdown config aren't lost */
|
||||
@ -1218,6 +1231,8 @@ static const struct of_device_id samsung_pinctrl_dt_match[] = {
|
||||
.data = (void *)exynos4210_pin_ctrl },
|
||||
{ .compatible = "samsung,exynos4x12-pinctrl",
|
||||
.data = (void *)exynos4x12_pin_ctrl },
|
||||
{ .compatible = "samsung,exynos4415-pinctrl",
|
||||
.data = (void *)exynos4415_pin_ctrl },
|
||||
{ .compatible = "samsung,exynos5250-pinctrl",
|
||||
.data = (void *)exynos5250_pin_ctrl },
|
||||
{ .compatible = "samsung,exynos5260-pinctrl",
|
||||
@ -1226,6 +1241,8 @@ static const struct of_device_id samsung_pinctrl_dt_match[] = {
|
||||
.data = (void *)exynos5420_pin_ctrl },
|
||||
{ .compatible = "samsung,s5pv210-pinctrl",
|
||||
.data = (void *)s5pv210_pin_ctrl },
|
||||
{ .compatible = "samsung,exynos7-pinctrl",
|
||||
.data = (void *)exynos7_pin_ctrl },
|
||||
#endif
|
||||
#ifdef CONFIG_PINCTRL_S3C64XX
|
||||
{ .compatible = "samsung,s3c64xx-pinctrl",
|
||||
|
||||
@ -113,39 +113,66 @@ struct samsung_pin_bank_type {
|
||||
};
|
||||
|
||||
/**
|
||||
* struct samsung_pin_bank: represent a controller pin-bank.
|
||||
* struct samsung_pin_bank_data: represent a controller pin-bank (init data).
|
||||
* @type: type of the bank (register offsets and bitfield widths)
|
||||
* @pctl_offset: starting offset of the pin-bank registers.
|
||||
* @pin_base: starting pin number of the bank.
|
||||
* @nr_pins: number of pins included in this bank.
|
||||
* @eint_func: function to set in CON register to configure pin as EINT.
|
||||
* @eint_type: type of the external interrupt supported by the bank.
|
||||
* @eint_mask: bit mask of pins which support EINT function.
|
||||
* @eint_offset: SoC-specific EINT register or interrupt offset of bank.
|
||||
* @name: name to be prefixed for each pin in this pin bank.
|
||||
* @of_node: OF node of the bank.
|
||||
* @drvdata: link to controller driver data
|
||||
* @irq_domain: IRQ domain of the bank.
|
||||
* @gpio_chip: GPIO chip of the bank.
|
||||
* @grange: linux gpio pin range supported by this bank.
|
||||
* @slock: spinlock protecting bank registers
|
||||
* @pm_save: saved register values during suspend
|
||||
*/
|
||||
struct samsung_pin_bank {
|
||||
struct samsung_pin_bank_type *type;
|
||||
struct samsung_pin_bank_data {
|
||||
const struct samsung_pin_bank_type *type;
|
||||
u32 pctl_offset;
|
||||
u32 pin_base;
|
||||
u8 nr_pins;
|
||||
u8 eint_func;
|
||||
enum eint_type eint_type;
|
||||
u32 eint_mask;
|
||||
u32 eint_offset;
|
||||
char *name;
|
||||
const char *name;
|
||||
};
|
||||
|
||||
/**
|
||||
* struct samsung_pin_bank: represent a controller pin-bank.
|
||||
* @type: type of the bank (register offsets and bitfield widths)
|
||||
* @pctl_offset: starting offset of the pin-bank registers.
|
||||
* @nr_pins: number of pins included in this bank.
|
||||
* @eint_func: function to set in CON register to configure pin as EINT.
|
||||
* @eint_type: type of the external interrupt supported by the bank.
|
||||
* @eint_mask: bit mask of pins which support EINT function.
|
||||
* @eint_offset: SoC-specific EINT register or interrupt offset of bank.
|
||||
* @name: name to be prefixed for each pin in this pin bank.
|
||||
* @pin_base: starting pin number of the bank.
|
||||
* @soc_priv: per-bank private data for SoC-specific code.
|
||||
* @of_node: OF node of the bank.
|
||||
* @drvdata: link to controller driver data
|
||||
* @irq_domain: IRQ domain of the bank.
|
||||
* @gpio_chip: GPIO chip of the bank.
|
||||
* @grange: linux gpio pin range supported by this bank.
|
||||
* @irq_chip: link to irq chip for external gpio and wakeup interrupts.
|
||||
* @slock: spinlock protecting bank registers
|
||||
* @pm_save: saved register values during suspend
|
||||
*/
|
||||
struct samsung_pin_bank {
|
||||
const struct samsung_pin_bank_type *type;
|
||||
u32 pctl_offset;
|
||||
u8 nr_pins;
|
||||
u8 eint_func;
|
||||
enum eint_type eint_type;
|
||||
u32 eint_mask;
|
||||
u32 eint_offset;
|
||||
const char *name;
|
||||
|
||||
u32 pin_base;
|
||||
void *soc_priv;
|
||||
struct device_node *of_node;
|
||||
struct samsung_pinctrl_drv_data *drvdata;
|
||||
struct irq_domain *irq_domain;
|
||||
struct gpio_chip gpio_chip;
|
||||
struct pinctrl_gpio_range grange;
|
||||
struct exynos_irq_chip *irq_chip;
|
||||
spinlock_t slock;
|
||||
|
||||
u32 pm_save[PINCFG_TYPE_NUM + 1]; /* +1 to handle double CON registers*/
|
||||
@ -155,27 +182,19 @@ struct samsung_pin_bank {
|
||||
* struct samsung_pin_ctrl: represent a pin controller.
|
||||
* @pin_banks: list of pin banks included in this controller.
|
||||
* @nr_banks: number of pin banks.
|
||||
* @base: starting system wide pin number.
|
||||
* @nr_pins: number of pins supported by the controller.
|
||||
* @eint_gpio_init: platform specific callback to setup the external gpio
|
||||
* interrupts for the controller.
|
||||
* @eint_wkup_init: platform specific callback to setup the external wakeup
|
||||
* interrupts for the controller.
|
||||
* @label: for debug information.
|
||||
*/
|
||||
struct samsung_pin_ctrl {
|
||||
struct samsung_pin_bank *pin_banks;
|
||||
const struct samsung_pin_bank_data *pin_banks;
|
||||
u32 nr_banks;
|
||||
|
||||
u32 base;
|
||||
u32 nr_pins;
|
||||
|
||||
int (*eint_gpio_init)(struct samsung_pinctrl_drv_data *);
|
||||
int (*eint_wkup_init)(struct samsung_pinctrl_drv_data *);
|
||||
void (*suspend)(struct samsung_pinctrl_drv_data *);
|
||||
void (*resume)(struct samsung_pinctrl_drv_data *);
|
||||
|
||||
char *label;
|
||||
};
|
||||
|
||||
/**
|
||||
@ -191,6 +210,8 @@ struct samsung_pin_ctrl {
|
||||
* @nr_groups: number of such pin groups.
|
||||
* @pmx_functions: list of pin functions available to the driver.
|
||||
* @nr_function: number of such pin functions.
|
||||
* @pin_base: starting system wide pin number.
|
||||
* @nr_pins: number of pins supported by the controller.
|
||||
*/
|
||||
struct samsung_pinctrl_drv_data {
|
||||
struct list_head node;
|
||||
@ -198,7 +219,6 @@ struct samsung_pinctrl_drv_data {
|
||||
struct device *dev;
|
||||
int irq;
|
||||
|
||||
struct samsung_pin_ctrl *ctrl;
|
||||
struct pinctrl_desc pctl;
|
||||
struct pinctrl_dev *pctl_dev;
|
||||
|
||||
@ -206,6 +226,14 @@ struct samsung_pinctrl_drv_data {
|
||||
unsigned int nr_groups;
|
||||
const struct samsung_pmx_func *pmx_functions;
|
||||
unsigned int nr_functions;
|
||||
|
||||
struct samsung_pin_bank *pin_banks;
|
||||
u32 nr_banks;
|
||||
unsigned int pin_base;
|
||||
unsigned int nr_pins;
|
||||
|
||||
void (*suspend)(struct samsung_pinctrl_drv_data *);
|
||||
void (*resume)(struct samsung_pinctrl_drv_data *);
|
||||
};
|
||||
|
||||
/**
|
||||
@ -236,17 +264,19 @@ struct samsung_pmx_func {
|
||||
};
|
||||
|
||||
/* list of all exported SoC specific data */
|
||||
extern struct samsung_pin_ctrl exynos3250_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl exynos4210_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl exynos4x12_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl exynos5250_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl exynos5260_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl exynos5420_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s3c64xx_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s3c2412_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s3c2416_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s3c2440_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s3c2450_pin_ctrl[];
|
||||
extern struct samsung_pin_ctrl s5pv210_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos3250_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos4210_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos4x12_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos4415_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos5250_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos5260_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos5420_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl exynos7_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s3c64xx_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s3c2412_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s3c2416_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s3c2440_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s3c2450_pin_ctrl[];
|
||||
extern const struct samsung_pin_ctrl s5pv210_pin_ctrl[];
|
||||
|
||||
#endif /* __PINCTRL_SAMSUNG_H */
|
||||
|
||||
Loading…
Reference in New Issue
Block a user