mirror of
https://github.com/torvalds/linux.git
synced 2024-11-11 22:51:42 +00:00
nvme-pci: dma read memory barrier for completions
Control dependencies do not guarantee load order across the condition,
allowing a CPU to predict and speculate memory reads.
Commit 324b494c28
inlined verifying a new completion with its
handling. At least one architecture was observed to access the contents
out of order, resulting in the driver using stale data for the
completion.
Add a dma read barrier before reading the completion queue entry and
after the condition its contents depend on to ensure the read order is
determinsitic.
Reported-by: John Garry <john.garry@huawei.com>
Suggested-by: Will Deacon <will@kernel.org>
Signed-off-by: Keith Busch <kbusch@kernel.org>
Tested-by: John Garry <john.garry@huawei.com>
Acked-by: Will Deacon <will@kernel.org>
Reviewed-by: Sagi Grimberg <sagi@grimberg.me>
Signed-off-by: Christoph Hellwig <hch@lst.de>
This commit is contained in:
parent
59c7c3caaa
commit
b69e2ef24b
@ -989,6 +989,11 @@ static inline int nvme_process_cq(struct nvme_queue *nvmeq)
|
|||||||
|
|
||||||
while (nvme_cqe_pending(nvmeq)) {
|
while (nvme_cqe_pending(nvmeq)) {
|
||||||
found++;
|
found++;
|
||||||
|
/*
|
||||||
|
* load-load control dependency between phase and the rest of
|
||||||
|
* the cqe requires a full read memory barrier
|
||||||
|
*/
|
||||||
|
dma_rmb();
|
||||||
nvme_handle_cqe(nvmeq, nvmeq->cq_head);
|
nvme_handle_cqe(nvmeq, nvmeq->cq_head);
|
||||||
nvme_update_cq_head(nvmeq);
|
nvme_update_cq_head(nvmeq);
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user