mirror of
https://github.com/torvalds/linux.git
synced 2024-11-10 22:21:40 +00:00
irqchip/mbigen: Implement the mbigen irq chip operation functions
Add the interrupt controller chip operation functions of mbigen chip. Signed-off-by: Ma Jun <majun258@huawei.com> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
This commit is contained in:
parent
9650c60ebf
commit
a6c2f87b88
@ -49,6 +49,20 @@
|
||||
/* offset of vector register in mbigen node */
|
||||
#define REG_MBIGEN_VEC_OFFSET 0x200
|
||||
|
||||
/**
|
||||
* offset of clear register in mbigen node
|
||||
* This register is used to clear the status
|
||||
* of interrupt
|
||||
*/
|
||||
#define REG_MBIGEN_CLEAR_OFFSET 0xa000
|
||||
|
||||
/**
|
||||
* offset of interrupt type register
|
||||
* This register is used to configure interrupt
|
||||
* trigger type
|
||||
*/
|
||||
#define REG_MBIGEN_TYPE_OFFSET 0x0
|
||||
|
||||
/**
|
||||
* struct mbigen_device - holds the information of mbigen device.
|
||||
*
|
||||
@ -72,8 +86,75 @@ static inline unsigned int get_mbigen_vec_reg(irq_hw_number_t hwirq)
|
||||
+ REG_MBIGEN_VEC_OFFSET;
|
||||
}
|
||||
|
||||
static inline void get_mbigen_type_reg(irq_hw_number_t hwirq,
|
||||
u32 *mask, u32 *addr)
|
||||
{
|
||||
unsigned int nid, irq_ofst, ofst;
|
||||
|
||||
hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
|
||||
nid = hwirq / IRQS_PER_MBIGEN_NODE + 1;
|
||||
irq_ofst = hwirq % IRQS_PER_MBIGEN_NODE;
|
||||
|
||||
*mask = 1 << (irq_ofst % 32);
|
||||
ofst = irq_ofst / 32 * 4;
|
||||
|
||||
*addr = ofst + nid * MBIGEN_NODE_OFFSET
|
||||
+ REG_MBIGEN_TYPE_OFFSET;
|
||||
}
|
||||
|
||||
static inline void get_mbigen_clear_reg(irq_hw_number_t hwirq,
|
||||
u32 *mask, u32 *addr)
|
||||
{
|
||||
unsigned int ofst;
|
||||
|
||||
hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
|
||||
ofst = hwirq / 32 * 4;
|
||||
|
||||
*mask = 1 << (hwirq % 32);
|
||||
*addr = ofst + REG_MBIGEN_CLEAR_OFFSET;
|
||||
}
|
||||
|
||||
static void mbigen_eoi_irq(struct irq_data *data)
|
||||
{
|
||||
void __iomem *base = data->chip_data;
|
||||
u32 mask, addr;
|
||||
|
||||
get_mbigen_clear_reg(data->hwirq, &mask, &addr);
|
||||
|
||||
writel_relaxed(mask, base + addr);
|
||||
|
||||
irq_chip_eoi_parent(data);
|
||||
}
|
||||
|
||||
static int mbigen_set_type(struct irq_data *data, unsigned int type)
|
||||
{
|
||||
void __iomem *base = data->chip_data;
|
||||
u32 mask, addr, val;
|
||||
|
||||
if (type != IRQ_TYPE_LEVEL_HIGH && type != IRQ_TYPE_EDGE_RISING)
|
||||
return -EINVAL;
|
||||
|
||||
get_mbigen_type_reg(data->hwirq, &mask, &addr);
|
||||
|
||||
val = readl_relaxed(base + addr);
|
||||
|
||||
if (type == IRQ_TYPE_LEVEL_HIGH)
|
||||
val |= mask;
|
||||
else
|
||||
val &= ~mask;
|
||||
|
||||
writel_relaxed(val, base + addr);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct irq_chip mbigen_irq_chip = {
|
||||
.name = "mbigen-v2",
|
||||
.irq_mask = irq_chip_mask_parent,
|
||||
.irq_unmask = irq_chip_unmask_parent,
|
||||
.irq_eoi = mbigen_eoi_irq,
|
||||
.irq_set_type = mbigen_set_type,
|
||||
.irq_set_affinity = irq_chip_set_affinity_parent,
|
||||
};
|
||||
|
||||
static void mbigen_write_msg(struct msi_desc *desc, struct msi_msg *msg)
|
||||
|
Loading…
Reference in New Issue
Block a user