mirror of
https://github.com/torvalds/linux.git
synced 2024-11-11 14:42:24 +00:00
mmc: mediatek: command queue support
Support command queue for mt6779 platform. a. Add msdc_set_busy_timeout() to calculate emmc write timeout. b. Connect mtk msdc driver to cqhci driver through host->cq_host->ops = &msdc_cmdq_ops; c. msdc_cmdq_irq() will link up with cqchi_irq(). Besides, it provides more irq error messages like RSPCRCERR/CMDTO/DATACRCERR/DATTMO. d. Select kernel config MMC_CQHCI for MMC_MTK Signed-off-by: Chun-Hung Wu <chun-hung.wu@mediatek.com> Acked-by: Yong Mao <yong.mao@mediatek.com> Link: https://lore.kernel.org/r/1595205759-5825-4-git-send-email-chun-hung.wu@mediatek.com Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
Chun-Hung Wu
Ulf Hansson
parent
557011b6b8
commit
88bd652b3c
@ -1009,6 +1009,7 @@ config MMC_MTK
|
||||
tristate "MediaTek SD/MMC Card Interface support"
|
||||
depends on HAS_DMA
|
||||
select REGULATOR
|
||||
select MMC_CQHCI
|
||||
help
|
||||
This selects the MediaTek(R) Secure digital and Multimedia card Interface.
|
||||
If you have a machine with a integrated SD/MMC card reader, say Y or M here.
|
||||
|
||||
@ -31,6 +31,8 @@
|
||||
#include <linux/mmc/sdio.h>
|
||||
#include <linux/mmc/slot-gpio.h>
|
||||
|
||||
#include "cqhci.h"
|
||||
|
||||
#define MAX_BD_NUM 1024
|
||||
|
||||
/*--------------------------------------------------------------------------*/
|
||||
@ -152,6 +154,7 @@
|
||||
#define MSDC_INT_DMA_BDCSERR (0x1 << 17) /* W1C */
|
||||
#define MSDC_INT_DMA_GPDCSERR (0x1 << 18) /* W1C */
|
||||
#define MSDC_INT_DMA_PROTECT (0x1 << 19) /* W1C */
|
||||
#define MSDC_INT_CMDQ (0x1 << 28) /* W1C */
|
||||
|
||||
/* MSDC_INTEN mask */
|
||||
#define MSDC_INTEN_MMCIRQ (0x1 << 0) /* RW */
|
||||
@ -182,6 +185,7 @@
|
||||
/* SDC_CFG mask */
|
||||
#define SDC_CFG_SDIOINTWKUP (0x1 << 0) /* RW */
|
||||
#define SDC_CFG_INSWKUP (0x1 << 1) /* RW */
|
||||
#define SDC_CFG_WRDTOC (0x1fff << 2) /* RW */
|
||||
#define SDC_CFG_BUSWIDTH (0x3 << 16) /* RW */
|
||||
#define SDC_CFG_SDIO (0x1 << 19) /* RW */
|
||||
#define SDC_CFG_SDIOIDE (0x1 << 20) /* RW */
|
||||
@ -230,6 +234,7 @@
|
||||
#define MSDC_PATCH_BIT_DECRCTMO (0x1 << 30) /* RW */
|
||||
|
||||
#define MSDC_PATCH_BIT1_CMDTA (0x7 << 3) /* RW */
|
||||
#define MSDC_PB1_BUSY_CHECK_SEL (0x1 << 7) /* RW */
|
||||
#define MSDC_PATCH_BIT1_STOP_DLY (0xf << 8) /* RW */
|
||||
|
||||
#define MSDC_PATCH_BIT2_CFGRESP (0x1 << 15) /* RW */
|
||||
@ -431,9 +436,11 @@ struct msdc_host {
|
||||
/* cmd response sample selection for HS400 */
|
||||
bool hs400_mode; /* current eMMC will run at hs400 mode */
|
||||
bool internal_cd; /* Use internal card-detect logic */
|
||||
bool cqhci; /* support eMMC hw cmdq */
|
||||
struct msdc_save_para save_para; /* used when gate HCLK */
|
||||
struct msdc_tune_para def_tune_para; /* default tune setting */
|
||||
struct msdc_tune_para saved_tune_para; /* tune result of CMD21/CMD19 */
|
||||
struct cqhci_host *cq_host;
|
||||
};
|
||||
|
||||
static const struct mtk_mmc_compatible mt8135_compat = {
|
||||
@ -764,6 +771,15 @@ static void msdc_set_timeout(struct msdc_host *host, u64 ns, u64 clks)
|
||||
(u32)(timeout > 255 ? 255 : timeout));
|
||||
}
|
||||
|
||||
static void msdc_set_busy_timeout(struct msdc_host *host, u64 ns, u64 clks)
|
||||
{
|
||||
u64 timeout;
|
||||
|
||||
timeout = msdc_timeout_cal(host, ns, clks);
|
||||
sdr_set_field(host->base + SDC_CFG, SDC_CFG_WRDTOC,
|
||||
(u32)(timeout > 8191 ? 8191 : timeout));
|
||||
}
|
||||
|
||||
static void msdc_gate_clock(struct msdc_host *host)
|
||||
{
|
||||
clk_disable_unprepare(host->src_clk_cg);
|
||||
@ -1480,6 +1496,34 @@ static void msdc_enable_sdio_irq(struct mmc_host *mmc, int enb)
|
||||
pm_runtime_put_noidle(host->dev);
|
||||
}
|
||||
|
||||
static irqreturn_t msdc_cmdq_irq(struct msdc_host *host, u32 intsts)
|
||||
{
|
||||
int cmd_err = 0, dat_err = 0;
|
||||
|
||||
if (intsts & MSDC_INT_RSPCRCERR) {
|
||||
cmd_err = -EILSEQ;
|
||||
dev_err(host->dev, "%s: CMD CRC ERR", __func__);
|
||||
} else if (intsts & MSDC_INT_CMDTMO) {
|
||||
cmd_err = -ETIMEDOUT;
|
||||
dev_err(host->dev, "%s: CMD TIMEOUT ERR", __func__);
|
||||
}
|
||||
|
||||
if (intsts & MSDC_INT_DATCRCERR) {
|
||||
dat_err = -EILSEQ;
|
||||
dev_err(host->dev, "%s: DATA CRC ERR", __func__);
|
||||
} else if (intsts & MSDC_INT_DATTMO) {
|
||||
dat_err = -ETIMEDOUT;
|
||||
dev_err(host->dev, "%s: DATA TIMEOUT ERR", __func__);
|
||||
}
|
||||
|
||||
if (cmd_err || dat_err) {
|
||||
dev_err(host->dev, "cmd_err = %d, dat_err =%d, intsts = 0x%x",
|
||||
cmd_err, dat_err, intsts);
|
||||
}
|
||||
|
||||
return cqhci_irq(host->mmc, 0, cmd_err, dat_err);
|
||||
}
|
||||
|
||||
static irqreturn_t msdc_irq(int irq, void *dev_id)
|
||||
{
|
||||
struct msdc_host *host = (struct msdc_host *) dev_id;
|
||||
@ -1516,6 +1560,14 @@ static irqreturn_t msdc_irq(int irq, void *dev_id)
|
||||
if (!(events & (event_mask & ~MSDC_INT_SDIOIRQ)))
|
||||
break;
|
||||
|
||||
if ((host->mmc->caps2 & MMC_CAP2_CQE) &&
|
||||
(events & MSDC_INT_CMDQ)) {
|
||||
msdc_cmdq_irq(host, events);
|
||||
/* clear interrupts */
|
||||
writel(events, host->base + MSDC_INT);
|
||||
return IRQ_HANDLED;
|
||||
}
|
||||
|
||||
if (!mrq) {
|
||||
dev_err(host->dev,
|
||||
"%s: MRQ=NULL; events=%08X; event_mask=%08X\n",
|
||||
@ -2200,6 +2252,36 @@ static int msdc_get_cd(struct mmc_host *mmc)
|
||||
return !val;
|
||||
}
|
||||
|
||||
static void msdc_cqe_enable(struct mmc_host *mmc)
|
||||
{
|
||||
struct msdc_host *host = mmc_priv(mmc);
|
||||
|
||||
/* enable cmdq irq */
|
||||
writel(MSDC_INT_CMDQ, host->base + MSDC_INTEN);
|
||||
/* enable busy check */
|
||||
sdr_set_bits(host->base + MSDC_PATCH_BIT1, MSDC_PB1_BUSY_CHECK_SEL);
|
||||
/* default write data / busy timeout 20s */
|
||||
msdc_set_busy_timeout(host, 20 * 1000000000ULL, 0);
|
||||
/* default read data timeout 1s */
|
||||
msdc_set_timeout(host, 1000000000ULL, 0);
|
||||
}
|
||||
|
||||
void msdc_cqe_disable(struct mmc_host *mmc, bool recovery)
|
||||
{
|
||||
struct msdc_host *host = mmc_priv(mmc);
|
||||
|
||||
/* disable cmdq irq */
|
||||
sdr_clr_bits(host->base + MSDC_INTEN, MSDC_INT_CMDQ);
|
||||
/* disable busy check */
|
||||
sdr_clr_bits(host->base + MSDC_PATCH_BIT1, MSDC_PB1_BUSY_CHECK_SEL);
|
||||
|
||||
if (recovery) {
|
||||
sdr_set_field(host->base + MSDC_DMA_CTRL,
|
||||
MSDC_DMA_CTRL_STOP, 1);
|
||||
msdc_reset_hw(host);
|
||||
}
|
||||
}
|
||||
|
||||
static const struct mmc_host_ops mt_msdc_ops = {
|
||||
.post_req = msdc_post_req,
|
||||
.pre_req = msdc_pre_req,
|
||||
@ -2216,6 +2298,11 @@ static const struct mmc_host_ops mt_msdc_ops = {
|
||||
.hw_reset = msdc_hw_reset,
|
||||
};
|
||||
|
||||
static const struct cqhci_host_ops msdc_cmdq_ops = {
|
||||
.enable = msdc_cqe_enable,
|
||||
.disable = msdc_cqe_disable,
|
||||
};
|
||||
|
||||
static void msdc_of_property_parse(struct platform_device *pdev,
|
||||
struct msdc_host *host)
|
||||
{
|
||||
@ -2236,6 +2323,12 @@ static void msdc_of_property_parse(struct platform_device *pdev,
|
||||
host->hs400_cmd_resp_sel_rising = true;
|
||||
else
|
||||
host->hs400_cmd_resp_sel_rising = false;
|
||||
|
||||
if (of_property_read_bool(pdev->dev.of_node,
|
||||
"supports-cqe"))
|
||||
host->cqhci = true;
|
||||
else
|
||||
host->cqhci = false;
|
||||
}
|
||||
|
||||
static int msdc_drv_probe(struct platform_device *pdev)
|
||||
@ -2351,6 +2444,8 @@ static int msdc_drv_probe(struct platform_device *pdev)
|
||||
mmc->caps2 |= MMC_CAP2_SDIO_IRQ_NOTHREAD;
|
||||
|
||||
mmc->caps |= MMC_CAP_CMD23;
|
||||
if (host->cqhci)
|
||||
mmc->caps2 |= MMC_CAP2_CQE | MMC_CAP2_CQE_DCMD;
|
||||
/* MMC core transfer sizes tunable parameters */
|
||||
mmc->max_segs = MAX_BD_NUM;
|
||||
if (host->dev_comp->support_64g)
|
||||
@ -2366,6 +2461,26 @@ static int msdc_drv_probe(struct platform_device *pdev)
|
||||
host->dma_mask = DMA_BIT_MASK(32);
|
||||
mmc_dev(mmc)->dma_mask = &host->dma_mask;
|
||||
|
||||
if (mmc->caps2 & MMC_CAP2_CQE) {
|
||||
host->cq_host = devm_kzalloc(host->mmc->parent,
|
||||
sizeof(*host->cq_host),
|
||||
GFP_KERNEL);
|
||||
if (!host->cq_host) {
|
||||
ret = -ENOMEM;
|
||||
goto host_free;
|
||||
}
|
||||
host->cq_host->caps |= CQHCI_TASK_DESC_SZ_128;
|
||||
host->cq_host->mmio = host->base + 0x800;
|
||||
host->cq_host->ops = &msdc_cmdq_ops;
|
||||
ret = cqhci_init(host->cq_host, mmc, true);
|
||||
if (ret)
|
||||
goto host_free;
|
||||
mmc->max_segs = 128;
|
||||
/* cqhci 16bit length */
|
||||
/* 0 size, means 65536 so we don't have to -1 here */
|
||||
mmc->max_seg_size = 64 * 1024;
|
||||
}
|
||||
|
||||
host->timeout_clks = 3 * 1048576;
|
||||
host->dma.gpd = dma_alloc_coherent(&pdev->dev,
|
||||
2 * sizeof(struct mt_gpdma_desc),
|
||||
|
||||
Loading…
Reference in New Issue
Block a user