mirror of
https://github.com/torvalds/linux.git
synced 2024-11-16 17:12:06 +00:00
ARM: tegra: fix pclk rate
Commit 40f9cf0 "ARM: tegra: reparent sclk to pll_c_out1" changed the rate of hclk. Since pclk is derived from that, and only has integer dividers, the pclk rate needs to change in the same fashion, from 54MHz to 60MHz. Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
60f975b98c
commit
7ff4db0967
@ -87,7 +87,7 @@ static __initdata struct tegra_clk_init_table tegra20_clk_init_table[] = {
|
||||
{ "pll_c_out1", "pll_c", 120000000, true },
|
||||
{ "sclk", "pll_c_out1", 120000000, true },
|
||||
{ "hclk", "sclk", 120000000, true },
|
||||
{ "pclk", "hclk", 54000000, true },
|
||||
{ "pclk", "hclk", 60000000, true },
|
||||
{ "csite", NULL, 0, true },
|
||||
{ "emc", NULL, 0, true },
|
||||
{ "cpu", NULL, 0, true },
|
||||
|
Loading…
Reference in New Issue
Block a user