mirror of
https://github.com/torvalds/linux.git
synced 2024-11-11 14:42:24 +00:00
pinctrl: aspeed: Add SGPM pinmux
Add SGPM pinmux to ast2500-pinctrl function and group, to prepare for supporting SGPIO in AST2500 SoC. Signed-off-by: Hongwei Zhang <hongweiz@ami.com> Reviewed-by: Andrew Jeffery <andrew@aj.id.au> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
parent
53a5372ce3
commit
76c4c597b2
@ -84,7 +84,7 @@ NDCD2 NDCD3 NDCD4 NDSR1 NDSR2 NDSR3 NDSR4 NDTR1 NDTR2 NDTR3 NDTR4 NRI1 NRI2
|
|||||||
NRI3 NRI4 NRTS1 NRTS2 NRTS3 NRTS4 OSCCLK PEWAKE PNOR PWM0 PWM1 PWM2 PWM3 PWM4
|
NRI3 NRI4 NRTS1 NRTS2 NRTS3 NRTS4 OSCCLK PEWAKE PNOR PWM0 PWM1 PWM2 PWM3 PWM4
|
||||||
PWM5 PWM6 PWM7 RGMII1 RGMII2 RMII1 RMII2 RXD1 RXD2 RXD3 RXD4 SALT1 SALT10
|
PWM5 PWM6 PWM7 RGMII1 RGMII2 RMII1 RMII2 RXD1 RXD2 RXD3 RXD4 SALT1 SALT10
|
||||||
SALT11 SALT12 SALT13 SALT14 SALT2 SALT3 SALT4 SALT5 SALT6 SALT7 SALT8 SALT9
|
SALT11 SALT12 SALT13 SALT14 SALT2 SALT3 SALT4 SALT5 SALT6 SALT7 SALT8 SALT9
|
||||||
SCL1 SCL2 SD1 SD2 SDA1 SDA2 SGPS1 SGPS2 SIOONCTRL SIOPBI SIOPBO SIOPWREQ
|
SCL1 SCL2 SD1 SD2 SDA1 SDA2 SGPM SGPS1 SGPS2 SIOONCTRL SIOPBI SIOPBO SIOPWREQ
|
||||||
SIOPWRGD SIOS3 SIOS5 SIOSCI SPI1 SPI1CS1 SPI1DEBUG SPI1PASSTHRU SPI2CK SPI2CS0
|
SIOPWRGD SIOS3 SIOS5 SIOSCI SPI1 SPI1CS1 SPI1DEBUG SPI1PASSTHRU SPI2CK SPI2CS0
|
||||||
SPI2CS1 SPI2MISO SPI2MOSI TIMER3 TIMER4 TIMER5 TIMER6 TIMER7 TIMER8 TXD1 TXD2
|
SPI2CS1 SPI2MISO SPI2MOSI TIMER3 TIMER4 TIMER5 TIMER6 TIMER7 TIMER8 TXD1 TXD2
|
||||||
TXD3 TXD4 UART6 USB11BHID USB2AD USB2AH USB2BD USB2BH USBCKI VGABIOSROM VGAHS
|
TXD3 TXD4 UART6 USB11BHID USB2AD USB2AH USB2BD USB2BH USBCKI VGABIOSROM VGAHS
|
||||||
|
@ -577,6 +577,8 @@ SS_PIN_DECL(N3, GPIOJ2, SGPMO);
|
|||||||
SIG_EXPR_LIST_DECL_SINGLE(SGPMI, SGPM, SIG_DESC_SET(SCU84, 11));
|
SIG_EXPR_LIST_DECL_SINGLE(SGPMI, SGPM, SIG_DESC_SET(SCU84, 11));
|
||||||
SS_PIN_DECL(N4, GPIOJ3, SGPMI);
|
SS_PIN_DECL(N4, GPIOJ3, SGPMI);
|
||||||
|
|
||||||
|
FUNC_GROUP_DECL(SGPM, R2, L2, N3, N4);
|
||||||
|
|
||||||
#define N5 76
|
#define N5 76
|
||||||
SIG_EXPR_LIST_DECL_SINGLE(VGAHS, VGAHS, SIG_DESC_SET(SCU84, 12));
|
SIG_EXPR_LIST_DECL_SINGLE(VGAHS, VGAHS, SIG_DESC_SET(SCU84, 12));
|
||||||
SIG_EXPR_LIST_DECL_SINGLE(DASHN5, DASHN5, SIG_DESC_SET(SCU94, 8));
|
SIG_EXPR_LIST_DECL_SINGLE(DASHN5, DASHN5, SIG_DESC_SET(SCU94, 8));
|
||||||
@ -2127,6 +2129,7 @@ static const struct aspeed_pin_group aspeed_g5_groups[] = {
|
|||||||
ASPEED_PINCTRL_GROUP(SD2),
|
ASPEED_PINCTRL_GROUP(SD2),
|
||||||
ASPEED_PINCTRL_GROUP(SDA1),
|
ASPEED_PINCTRL_GROUP(SDA1),
|
||||||
ASPEED_PINCTRL_GROUP(SDA2),
|
ASPEED_PINCTRL_GROUP(SDA2),
|
||||||
|
ASPEED_PINCTRL_GROUP(SGPM),
|
||||||
ASPEED_PINCTRL_GROUP(SGPS1),
|
ASPEED_PINCTRL_GROUP(SGPS1),
|
||||||
ASPEED_PINCTRL_GROUP(SGPS2),
|
ASPEED_PINCTRL_GROUP(SGPS2),
|
||||||
ASPEED_PINCTRL_GROUP(SIOONCTRL),
|
ASPEED_PINCTRL_GROUP(SIOONCTRL),
|
||||||
@ -2296,6 +2299,7 @@ static const struct aspeed_pin_function aspeed_g5_functions[] = {
|
|||||||
ASPEED_PINCTRL_FUNC(SD2),
|
ASPEED_PINCTRL_FUNC(SD2),
|
||||||
ASPEED_PINCTRL_FUNC(SDA1),
|
ASPEED_PINCTRL_FUNC(SDA1),
|
||||||
ASPEED_PINCTRL_FUNC(SDA2),
|
ASPEED_PINCTRL_FUNC(SDA2),
|
||||||
|
ASPEED_PINCTRL_FUNC(SGPM),
|
||||||
ASPEED_PINCTRL_FUNC(SGPS1),
|
ASPEED_PINCTRL_FUNC(SGPS1),
|
||||||
ASPEED_PINCTRL_FUNC(SGPS2),
|
ASPEED_PINCTRL_FUNC(SGPS2),
|
||||||
ASPEED_PINCTRL_FUNC(SIOONCTRL),
|
ASPEED_PINCTRL_FUNC(SIOONCTRL),
|
||||||
|
Loading…
Reference in New Issue
Block a user