mirror of
https://github.com/torvalds/linux.git
synced 2024-11-10 22:21:40 +00:00
KVM: Use standard CR8 flags, and fix TPR definition
Intel manual (and KVM definition) say the TPR is 4 bits wide. Also fix CR8_RESEVED_BITS typo. Signed-off-by: Rusty Russell <rusty@rustcorp.com.au> Acked-by: H. Peter Anvin <hpa@zytor.com> Signed-off-by: Avi Kivity <avi@qumranet.com>
This commit is contained in:
parent
8fc0d085f5
commit
7075bc816c
@ -92,7 +92,7 @@ static struct dentry *debugfs_dir;
|
||||
| X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
|
||||
| X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
|
||||
|
||||
#define CR8_RESEVED_BITS (~0x0fULL)
|
||||
#define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
|
||||
#define EFER_RESERVED_BITS 0xfffffffffffff2fe
|
||||
|
||||
#ifdef CONFIG_X86_64
|
||||
@ -625,7 +625,7 @@ EXPORT_SYMBOL_GPL(set_cr3);
|
||||
|
||||
void set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
|
||||
{
|
||||
if ( cr8 & CR8_RESEVED_BITS) {
|
||||
if (cr8 & CR8_RESERVED_BITS) {
|
||||
printk(KERN_DEBUG "set_cr8: #GP, reserved bits 0x%lx\n", cr8);
|
||||
inject_gp(vcpu);
|
||||
return;
|
||||
|
@ -63,7 +63,7 @@
|
||||
/*
|
||||
* x86-64 Task Priority Register, CR8
|
||||
*/
|
||||
#define X86_CR8_TPR 0x00000007 /* task priority register */
|
||||
#define X86_CR8_TPR 0x0000000F /* task priority register */
|
||||
|
||||
/*
|
||||
* AMD and Transmeta use MSRs for configuration; see <asm/msr-index.h>
|
||||
|
Loading…
Reference in New Issue
Block a user