mirror of
https://github.com/torvalds/linux.git
synced 2024-11-16 00:52:01 +00:00
mtd: st_spi_fsm: Provide the sequence for enabling 32bit addressing mode
The FSM Serial Flash Controller is driven by issuing a standard set of register writes we call a message sequence. This patch supplies a method to prepare the message sequence responsible for setting 32bit addressing mode on the Flash chip. Acked-by Angus Clark <angus.clark@st.com> Signed-off-by: Lee Jones <lee.jones@linaro.org> Signed-off-by: Brian Norris <computersforpeace@gmail.com>
This commit is contained in:
parent
fa5ba3af20
commit
6bd2960080
@ -411,6 +411,28 @@ static struct stfsm_seq stfsm_seq_erase_sector = {
|
||||
SEQ_CFG_STARTSEQ),
|
||||
};
|
||||
|
||||
static int stfsm_n25q_en_32bit_addr_seq(struct stfsm_seq *seq)
|
||||
{
|
||||
seq->seq_opc[0] = (SEQ_OPC_PADS_1 | SEQ_OPC_CYCLES(8) |
|
||||
SEQ_OPC_OPCODE(FLASH_CMD_EN4B_ADDR));
|
||||
seq->seq_opc[1] = (SEQ_OPC_PADS_1 | SEQ_OPC_CYCLES(8) |
|
||||
SEQ_OPC_OPCODE(FLASH_CMD_WREN) |
|
||||
SEQ_OPC_CSDEASSERT);
|
||||
|
||||
seq->seq[0] = STFSM_INST_CMD2;
|
||||
seq->seq[1] = STFSM_INST_CMD1;
|
||||
seq->seq[2] = STFSM_INST_WAIT;
|
||||
seq->seq[3] = STFSM_INST_STOP;
|
||||
|
||||
seq->seq_cfg = (SEQ_CFG_PADS_1 |
|
||||
SEQ_CFG_ERASE |
|
||||
SEQ_CFG_READNOTWRITE |
|
||||
SEQ_CFG_CSDEASSERT |
|
||||
SEQ_CFG_STARTSEQ);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline int stfsm_is_idle(struct stfsm *fsm)
|
||||
{
|
||||
return readl(fsm->base + SPI_FAST_SEQ_STA) & 0x10;
|
||||
|
Loading…
Reference in New Issue
Block a user