mirror of
https://github.com/torvalds/linux.git
synced 2024-12-29 14:21:47 +00:00
mmc: tegra: Mark 64 bit dma broken on Tegra186
SDHCI controllers on Tegra186 support 40 bit addressing. IOVA addresses are 48-bit wide on Tegra186. SDHCI host common code sets dma mask as either 32-bit or 64-bit. To avoid access issues when SMMU is enabled, disable 64-bit dma. Signed-off-by: Krishna Reddy <vdumpa@nvidia.com> Tested-by: Thierry Reding <treding@nvidia.com> Acked-by: Thierry Reding <treding@nvidia.com> Acked-by: Adrian Hunter <adrian.hunter@intel.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
faf73fa17c
commit
68481a7e1c
@ -422,7 +422,15 @@ static const struct sdhci_pltfm_data sdhci_tegra186_pdata = {
|
||||
SDHCI_QUIRK_NO_HISPD_BIT |
|
||||
SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC |
|
||||
SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN,
|
||||
.quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN,
|
||||
.quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
|
||||
/* SDHCI controllers on Tegra186 support 40-bit addressing.
|
||||
* IOVA addresses are 48-bit wide on Tegra186.
|
||||
* With 64-bit dma mask used for SDHCI, accesses can
|
||||
* be broken. Disable 64-bit dma, which would fall back
|
||||
* to 32-bit dma mask. Ideally 40-bit dma mask would work,
|
||||
* But it is not supported as of now.
|
||||
*/
|
||||
SDHCI_QUIRK2_BROKEN_64_BIT_DMA,
|
||||
.ops = &tegra114_sdhci_ops,
|
||||
};
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user