mirror of
https://github.com/torvalds/linux.git
synced 2024-11-10 22:21:40 +00:00
mmc: sh_mmcif: clarify DDR timing mode between SD-UHS and eMMC
Replaced UHS_DDR50 with MMC_DDR52. CC: Guennadi Liakhovetski <g.liakhovetski@gmx.de> Signed-off-by: Seungwon Jeon <tgih.jun@samsung.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org> Signed-off-by: Chris Ball <chris@printf.net>
This commit is contained in:
parent
5438ad95a5
commit
4039ff4741
@ -803,12 +803,13 @@ static u32 sh_mmcif_set_cmd(struct sh_mmcif_host *host,
|
||||
break;
|
||||
}
|
||||
switch (host->timing) {
|
||||
case MMC_TIMING_UHS_DDR50:
|
||||
case MMC_TIMING_MMC_DDR52:
|
||||
/*
|
||||
* MMC core will only set this timing, if the host
|
||||
* advertises the MMC_CAP_UHS_DDR50 capability. MMCIF
|
||||
* implementations with this capability, e.g. sh73a0,
|
||||
* will have to set it in their platform data.
|
||||
* advertises the MMC_CAP_1_8V_DDR/MMC_CAP_1_2V_DDR
|
||||
* capability. MMCIF implementations with this
|
||||
* capability, e.g. sh73a0, will have to set it
|
||||
* in their platform data.
|
||||
*/
|
||||
tmp |= CMD_SET_DARS;
|
||||
break;
|
||||
|
Loading…
Reference in New Issue
Block a user