mirror of
https://github.com/torvalds/linux.git
synced 2024-12-27 05:11:48 +00:00
perf vendor events power9: General metrics
Descriptions of metrics for POWER9 processors can be found in the "POWER9 Performance Monitor Unit User’s Guide", which is currently available on the "IBM Portal for OpenPOWER" (https://www-355.ibm.com/systems/power/openpower/welcome.xhtml) at https://www-355.ibm.com/systems/power/openpower/posting.xhtml?postingId=4948CDE1963C9BCA852582F800718190 This patch is for metric groups: - general and other metrics not in a metric group. Signed-off-by: Paul Clarke <pc@us.ibm.com> Cc: Ananth N Mavinakayanahalli <ananth@linux.vnet.ibm.com> Cc: Carl Love <cel@us.ibm.com> Cc: Madhavan Srinivasan <maddy@linux.vnet.ibm.com> Cc: Michael Ellerman <mpe@ellerman.id.au> Cc: Naveen N. Rao <naveen.n.rao@linux.vnet.ibm.com> Cc: Sukadev Bhattiprolu <sukadev@linux.vnet.ibm.com> Cc: linuxppc-dev@ozlabs.org Link: http://lkml.kernel.org/r/20190209181429.23950-5-pc@us.ibm.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
This commit is contained in:
Paul Clarke
Arnaldo Carvalho de Melo
parent
a4d8327264
commit
33937e5994
@ -813,6 +813,114 @@
|
||||
"MetricGroup": "estimated_dcache_miss_cpi",
|
||||
"MetricName": "rmem_cpi_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Branch Mispredict flushes per instruction",
|
||||
"MetricExpr": "PM_FLUSH_MPRED / PM_RUN_INST_CMPL * 100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "br_mpred_flush_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles per instruction",
|
||||
"MetricExpr": "PM_CYC / PM_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "GCT empty cycles",
|
||||
"MetricExpr": "(PM_FLUSH_DISP / PM_RUN_INST_CMPL) * 100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "disp_flush_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% DTLB miss rate per inst",
|
||||
"MetricExpr": "PM_DTLB_MISS / PM_RUN_INST_CMPL *100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "dtlb_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Flush rate (%)",
|
||||
"MetricExpr": "PM_FLUSH * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "flush_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per cycles",
|
||||
"MetricExpr": "PM_INST_CMPL / PM_CYC",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "ipc"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% ITLB miss rate per inst",
|
||||
"MetricExpr": "PM_ITLB_MISS / PM_RUN_INST_CMPL *100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "itlb_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of L1 load misses per L1 load ref",
|
||||
"MetricExpr": "PM_LD_MISS_L1 / PM_LD_REF_L1 * 100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l1_ld_miss_ratio_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of L1 store misses per run instruction",
|
||||
"MetricExpr": "PM_ST_MISS_L1 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l1_st_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of L1 store misses per L1 store ref",
|
||||
"MetricExpr": "PM_ST_MISS_L1 / PM_ST_FIN * 100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l1_st_miss_ratio_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 Instruction Miss Rate (per instruction)(%)",
|
||||
"MetricExpr": "PM_INST_FROM_L2MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l2_inst_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 dmand Load Miss Rate (per run instruction)(%)",
|
||||
"MetricExpr": "PM_DATA_FROM_L2MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l2_ld_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 PTEG Miss Rate (per run instruction)(%)",
|
||||
"MetricExpr": "PM_DPTEG_FROM_L2MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l2_pteg_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L3 Instruction Miss Rate (per instruction)(%)",
|
||||
"MetricExpr": "PM_INST_FROM_L3MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l3_inst_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L3 demand Load Miss Rate (per run instruction)(%)",
|
||||
"MetricExpr": "PM_DATA_FROM_L3MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l3_ld_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L3 PTEG Miss Rate (per run instruction)(%)",
|
||||
"MetricExpr": "PM_DPTEG_FROM_L3MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "l3_pteg_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Run cycles per cycle",
|
||||
"MetricExpr": "PM_RUN_CYC / PM_CYC*100",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "run_cycles_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction dispatch-to-completion ratio",
|
||||
"MetricExpr": "PM_INST_DISP / PM_INST_CMPL",
|
||||
"MetricGroup": "general",
|
||||
"MetricName": "speculation"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of ICache reloads from Distant L2 or L3 (Modified) per Inst",
|
||||
"MetricExpr": "PM_INST_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL",
|
||||
@ -1610,5 +1718,265 @@
|
||||
"MetricExpr": "PM_ISLB_MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "translation",
|
||||
"MetricName": "islb_miss_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ANY_SYNC_STALL_CPI",
|
||||
"MetricExpr": "PM_CMPLU_STALL_ANY_SYNC / PM_RUN_INST_CMPL",
|
||||
"MetricName": "any_sync_stall_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Avg. more than 1 instructions completed",
|
||||
"MetricExpr": "PM_INST_CMPL / PM_1PLUS_PPC_CMPL",
|
||||
"MetricName": "average_completed_instruction_set_size"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% Branches per instruction",
|
||||
"MetricExpr": "PM_BRU_FIN / PM_RUN_INST_CMPL",
|
||||
"MetricName": "branches_per_inst"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles in which at least one instruction completes in this thread",
|
||||
"MetricExpr": "PM_1PLUS_PPC_CMPL/PM_RUN_INST_CMPL",
|
||||
"MetricName": "completion_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "cycles",
|
||||
"MetricExpr": "PM_RUN_CYC",
|
||||
"MetricName": "custom_secs"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage Cycles atleast one instruction dispatched",
|
||||
"MetricExpr": "PM_1PLUS_PPC_DISP / PM_CYC * 100",
|
||||
"MetricName": "cycles_atleast_one_inst_dispatched_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles per instruction group",
|
||||
"MetricExpr": "PM_CYC / PM_1PLUS_PPC_CMPL",
|
||||
"MetricName": "cycles_per_completed_instructions_set"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 dL1_Reloads from Distant L4",
|
||||
"MetricExpr": "PM_DATA_FROM_DL4 * 100 / PM_L1_DCACHE_RELOAD_VALID",
|
||||
"MetricName": "dl1_reload_from_dl4_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 Reloads from Distant L4 per Inst",
|
||||
"MetricExpr": "PM_DATA_FROM_DL4 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dl1_reload_from_dl4_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 reloads from Private L3, other core per Inst",
|
||||
"MetricExpr": "(PM_DATA_FROM_L31_MOD + PM_DATA_FROM_L31_SHR) * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dl1_reload_from_l31_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 dL1_Reloads from Local L4",
|
||||
"MetricExpr": "PM_DATA_FROM_LL4 * 100 / PM_L1_DCACHE_RELOAD_VALID",
|
||||
"MetricName": "dl1_reload_from_ll4_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 Reloads from Local L4 per Inst",
|
||||
"MetricExpr": "PM_DATA_FROM_LL4 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dl1_reload_from_ll4_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 dL1_Reloads from Remote L4",
|
||||
"MetricExpr": "PM_DATA_FROM_RL4 * 100 / PM_L1_DCACHE_RELOAD_VALID",
|
||||
"MetricName": "dl1_reload_from_rl4_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "% of DL1 Reloads from Remote Memory per Inst",
|
||||
"MetricExpr": "PM_DATA_FROM_RL4 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dl1_reload_from_rl4_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of DERAT reloads from L2",
|
||||
"MetricExpr": "PM_DPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dpteg_from_l2_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of DERAT reloads from L3",
|
||||
"MetricExpr": "PM_DPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "dpteg_from_l3_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles in which the oldest instruction is finished and ready to complete for waiting to get through the completion pipe",
|
||||
"MetricExpr": "PM_NTC_ALL_FIN / PM_RUN_INST_CMPL",
|
||||
"MetricName": "finish_to_cmpl_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total Fixed point operations",
|
||||
"MetricExpr": "PM_FXU_FIN/PM_RUN_INST_CMPL",
|
||||
"MetricName": "fixed_per_inst"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All FXU Busy",
|
||||
"MetricExpr": "PM_FXU_BUSY / PM_CYC",
|
||||
"MetricName": "fxu_all_busy"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All FXU Idle",
|
||||
"MetricExpr": "PM_FXU_IDLE / PM_CYC",
|
||||
"MetricName": "fxu_all_idle"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to branch mispred",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_BR_MPRED/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_br_mpred_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to Icache Miss and branch mispred",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_BR_MPRED_ICMISS/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_br_mpred_icmiss_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ICT other stalls",
|
||||
"MetricExpr": "(PM_ICT_NOSLOT_CYC - PM_ICT_NOSLOT_IC_MISS - PM_ICT_NOSLOT_BR_MPRED_ICMISS - PM_ICT_NOSLOT_BR_MPRED - PM_ICT_NOSLOT_DISP_HELD)/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_cyc_other_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles in which the NTC instruciton is held at dispatch for any reason",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_DISP_HELD/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to dispatch holds because the History Buffer was full. Could be GPR/VSR/VMR/FPR/CR/XVF",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_DISP_HELD_HB_FULL/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_hb_full_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to dispatch hold on this thread due to Issue q full, BRQ full, XVCF Full, Count cache, Link, Tar full",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_DISP_HELD_ISSQ/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_issq_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ICT_NOSLOT_DISP_HELD_OTHER_CPI",
|
||||
"MetricExpr": "(PM_ICT_NOSLOT_DISP_HELD - PM_ICT_NOSLOT_DISP_HELD_HB_FULL - PM_ICT_NOSLOT_DISP_HELD_SYNC - PM_ICT_NOSLOT_DISP_HELD_TBEGIN - PM_ICT_NOSLOT_DISP_HELD_ISSQ)/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_other_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Dispatch held due to a synchronizing instruction at dispatch",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_DISP_HELD_SYNC/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_sync_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "the NTC instruction is being held at dispatch because it is a tbegin instruction and there is an older tbegin in the pipeline that must complete before the younger tbegin can dispatch",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_DISP_HELD_TBEGIN/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_disp_held_tbegin_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ICT_NOSLOT_IC_L2_CPI",
|
||||
"MetricExpr": "(PM_ICT_NOSLOT_IC_MISS - PM_ICT_NOSLOT_IC_L3 - PM_ICT_NOSLOT_IC_L3MISS)/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_ic_l2_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to icache misses that were sourced from the local L3",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_IC_L3/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_ic_l3_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to icache misses that were sourced from beyond the local L3. The source could be local/remote/distant memory or another core's cache",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_IC_L3MISS/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_ic_l3miss_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Ict empty for this thread due to Icache Miss",
|
||||
"MetricExpr": "PM_ICT_NOSLOT_IC_MISS/PM_RUN_INST_CMPL",
|
||||
"MetricName": "ict_noslot_ic_miss_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of IERAT reloads from L2",
|
||||
"MetricExpr": "PM_IPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "ipteg_from_l2_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of IERAT reloads from L3",
|
||||
"MetricExpr": "PM_IPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "ipteg_from_l3_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of IERAT reloads from local memory",
|
||||
"MetricExpr": "PM_IPTEG_FROM_LL4 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "ipteg_from_ll4_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of IERAT reloads from local memory",
|
||||
"MetricExpr": "PM_IPTEG_FROM_LMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "ipteg_from_lmem_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average number of Castout machines used. 1 of 16 CO machines is sampled every L2 cycle",
|
||||
"MetricExpr": "PM_CO_USAGE / PM_RUN_CYC * 16",
|
||||
"MetricName": "l2_co_usage"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percent of instruction reads out of all L2 commands",
|
||||
"MetricExpr": "PM_ISIDE_DISP * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)",
|
||||
"MetricName": "l2_instr_commands_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percent of loads out of all L2 commands",
|
||||
"MetricExpr": "PM_L2_LD * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)",
|
||||
"MetricName": "l2_ld_commands_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of L2 store dispatches that failed per core",
|
||||
"MetricExpr": "100 * (PM_L2_RCST_DISP_FAIL_ADDR + PM_L2_RCST_DISP_FAIL_OTHER)/2 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "l2_rc_st_disp_fail_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average number of Read/Claim machines used. 1 of 16 RC machines is sampled every L2 cycle",
|
||||
"MetricExpr": "PM_RC_USAGE / PM_RUN_CYC * 16",
|
||||
"MetricName": "l2_rc_usage"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average number of Snoop machines used. 1 of 8 SN machines is sampled every L2 cycle",
|
||||
"MetricExpr": "PM_SN_USAGE / PM_RUN_CYC * 8",
|
||||
"MetricName": "l2_sn_usage"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percent of stores out of all L2 commands",
|
||||
"MetricExpr": "PM_L2_ST * 100 / (PM_L2_ST + PM_L2_LD + PM_ISIDE_DISP)",
|
||||
"MetricName": "l2_st_commands_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of L2 store dispatches that failed per core",
|
||||
"MetricExpr": "100 * (PM_L2_RCST_DISP_FAIL_ADDR + PM_L2_RCST_DISP_FAIL_OTHER)/2 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "l2_st_disp_fail_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Rate of L2 dispatches per core",
|
||||
"MetricExpr": "100 * PM_L2_RCST_DISP/2 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "l2_st_disp_rate_percent"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Marked L31 Load latency",
|
||||
"MetricExpr": "(PM_MRK_DATA_FROM_L31_SHR_CYC + PM_MRK_DATA_FROM_L31_MOD_CYC) / (PM_MRK_DATA_FROM_L31_SHR + PM_MRK_DATA_FROM_L31_MOD)",
|
||||
"MetricName": "l31_latency"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "PCT instruction loads",
|
||||
"MetricExpr": "PM_LD_REF_L1 / PM_RUN_INST_CMPL",
|
||||
"MetricName": "loads_per_inst"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles stalled by D-Cache Misses",
|
||||
"MetricExpr": "PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL",
|
||||
"MetricName": "lsu_stall_dcache_miss_cpi"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Completion stall because a different thread was using the completion pipe",
|
||||
"MetricExpr": "(PM_CMPLU_STALL_THRD - PM_CMPLU_STALL_EXCEPTION - PM_CMPLU_STALL_ANY_SYNC - PM_CMPLU_STALL_SYNC_PMU_INT - PM_CMPLU_STALL_SPEC_FINISH - PM_CMPLU_STALL_FLUSH_ANY_THREAD - PM_CMPLU_STALL_LSU_FLUSH_NEXT - PM_CMPLU_STALL_NESTED_TBEGIN - PM_CMPLU_STALL_NESTED_TEND - PM_CMPLU_STALL_MTFPSCR)/PM_RUN_INST_CMPL",
|
||||
"MetricName": "other_thread_cmpl_stall"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "PCT instruction stores",
|
||||
"MetricExpr": "PM_ST_FIN / PM_RUN_INST_CMPL",
|
||||
"MetricName": "stores_per_inst"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ANY_SYNC_STALL_CPI",
|
||||
"MetricExpr": "PM_CMPLU_STALL_SYNC_PMU_INT / PM_RUN_INST_CMPL",
|
||||
"MetricName": "sync_pmu_int_stall_cpi"
|
||||
}
|
||||
]
|
||||
|
||||
Loading…
Reference in New Issue
Block a user