mirror of
https://github.com/torvalds/linux.git
synced 2024-09-20 15:03:04 +00:00
drm/xe/xe2hpg: Add Wa_14021821874
Wa_14021821874 applies to xe2_hpg V2(Himal): - Use space after define Cc: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com> Signed-off-by: Tejas Upadhyay <tejas.upadhyay@intel.com> Reviewed-by: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20240812134117.813670-1-tejas.upadhyay@intel.com
This commit is contained in:
parent
39fa14e5bd
commit
21ff3a16e9
|
@ -451,6 +451,7 @@
|
||||||
#define DIS_FIX_EOT1_FLUSH REG_BIT(9)
|
#define DIS_FIX_EOT1_FLUSH REG_BIT(9)
|
||||||
|
|
||||||
#define TDL_TSL_CHICKEN XE_REG_MCR(0xe4c4, XE_REG_OPTION_MASKED)
|
#define TDL_TSL_CHICKEN XE_REG_MCR(0xe4c4, XE_REG_OPTION_MASKED)
|
||||||
|
#define STK_ID_RESTRICT REG_BIT(12)
|
||||||
#define SLM_WMTP_RESTORE REG_BIT(11)
|
#define SLM_WMTP_RESTORE REG_BIT(11)
|
||||||
|
|
||||||
#define ROW_CHICKEN XE_REG_MCR(0xe4f0, XE_REG_OPTION_MASKED)
|
#define ROW_CHICKEN XE_REG_MCR(0xe4f0, XE_REG_OPTION_MASKED)
|
||||||
|
|
|
@ -542,6 +542,10 @@ static const struct xe_rtp_entry_sr engine_was[] = {
|
||||||
XE_RTP_RULES(GRAPHICS_VERSION(2001), ENGINE_CLASS(RENDER)),
|
XE_RTP_RULES(GRAPHICS_VERSION(2001), ENGINE_CLASS(RENDER)),
|
||||||
XE_RTP_ACTIONS(SET(HALF_SLICE_CHICKEN7, CLEAR_OPTIMIZATION_DISABLE))
|
XE_RTP_ACTIONS(SET(HALF_SLICE_CHICKEN7, CLEAR_OPTIMIZATION_DISABLE))
|
||||||
},
|
},
|
||||||
|
{ XE_RTP_NAME("14021821874"),
|
||||||
|
XE_RTP_RULES(GRAPHICS_VERSION(2001), FUNC(xe_rtp_match_first_render_or_compute)),
|
||||||
|
XE_RTP_ACTIONS(SET(TDL_TSL_CHICKEN, STK_ID_RESTRICT))
|
||||||
|
},
|
||||||
|
|
||||||
/* Xe2_LPM */
|
/* Xe2_LPM */
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue
Block a user