mirror of
https://github.com/torvalds/linux.git
synced 2024-11-12 15:11:50 +00:00
drm/radeon/kms: add r100/r200 OQ support.
This adds the relocation necessary for OQ support on the r100/r200 chipsets. Signed-off-by: Dave Airlie <airlied@redhat.com>
This commit is contained in:
parent
08e4d53474
commit
17782d9950
@ -1091,6 +1091,16 @@ static int r100_packet0_check(struct radeon_cs_parser *p,
|
||||
tmp |= tile_flags;
|
||||
ib[idx] = tmp;
|
||||
break;
|
||||
case RADEON_RB3D_ZPASS_ADDR:
|
||||
r = r100_cs_packet_next_reloc(p, &reloc);
|
||||
if (r) {
|
||||
DRM_ERROR("No reloc for ib[%d]=0x%04X\n",
|
||||
idx, reg);
|
||||
r100_cs_dump_packet(p, pkt);
|
||||
return r;
|
||||
}
|
||||
ib[idx] = ib_chunk->kdata[idx] + ((u32)reloc->lobj.gpu_offset);
|
||||
break;
|
||||
default:
|
||||
/* FIXME: we don't want to allow anyothers packet */
|
||||
break;
|
||||
|
@ -2337,6 +2337,9 @@
|
||||
# define RADEON_RE_WIDTH_SHIFT 0
|
||||
# define RADEON_RE_HEIGHT_SHIFT 16
|
||||
|
||||
#define RADEON_RB3D_ZPASS_DATA 0x3290
|
||||
#define RADEON_RB3D_ZPASS_ADDR 0x3294
|
||||
|
||||
#define RADEON_SE_CNTL 0x1c4c
|
||||
# define RADEON_FFACE_CULL_CW (0 << 0)
|
||||
# define RADEON_FFACE_CULL_CCW (1 << 0)
|
||||
|
Loading…
Reference in New Issue
Block a user