mirror of
https://github.com/torvalds/linux.git
synced 2024-09-20 06:53:04 +00:00
drm/amdgpu: Add sdma_v5_0 ip dump for devcoredump
Add ip dump for sdma_v5_0 for devcoredump for all instances of sdma. Signed-off-by: Sunil Khatri <sunil.khatri@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
ccb54d7d91
commit
0f1a93704a
|
@ -59,6 +59,55 @@ MODULE_FIRMWARE("amdgpu/cyan_skillfish2_sdma1.bin");
|
|||
#define SDMA0_HYP_DEC_REG_END 0x5893
|
||||
#define SDMA1_HYP_DEC_REG_OFFSET 0x20
|
||||
|
||||
static const struct amdgpu_hwip_reg_entry sdma_reg_list_5_0[] = {
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_STATUS_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_STATUS1_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_STATUS2_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_STATUS3_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UCODE_CHECKSUM),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RB_RPTR_FETCH_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RB_RPTR_FETCH),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_RD_STATUS),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_WR_STATUS),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_RD_XNACK0),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_RD_XNACK1),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_WR_XNACK0),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_UTCL1_WR_XNACK1),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_RB_CNTL),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_RB_RPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_RB_RPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_RB_WPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_RB_WPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_OFFSET),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_BASE_LO),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_BASE_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_CNTL),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_RPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_SUB_REMAIN),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_DUMMY_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_RB_CNTL),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_RB_RPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_RB_RPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_RB_WPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_RB_WPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_IB_OFFSET),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_IB_BASE_LO),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_IB_BASE_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_PAGE_DUMMY_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_RB_CNTL),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_RB_RPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_RB_RPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_RB_WPTR),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_RB_WPTR_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_OFFSET),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_BASE_LO),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_BASE_HI),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_DUMMY_REG),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_INT_STATUS),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_VM_CNTL),
|
||||
SOC15_REG_ENTRY_STR(GC, 0, mmGRBM_STATUS2)
|
||||
};
|
||||
|
||||
static void sdma_v5_0_set_ring_funcs(struct amdgpu_device *adev);
|
||||
static void sdma_v5_0_set_buffer_funcs(struct amdgpu_device *adev);
|
||||
static void sdma_v5_0_set_vm_pte_funcs(struct amdgpu_device *adev);
|
||||
|
@ -1341,6 +1390,8 @@ static int sdma_v5_0_sw_init(void *handle)
|
|||
struct amdgpu_ring *ring;
|
||||
int r, i;
|
||||
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
||||
uint32_t reg_count = ARRAY_SIZE(sdma_reg_list_5_0);
|
||||
uint32_t *ptr;
|
||||
|
||||
/* SDMA trap event */
|
||||
r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_SDMA0,
|
||||
|
@ -1378,6 +1429,13 @@ static int sdma_v5_0_sw_init(void *handle)
|
|||
return r;
|
||||
}
|
||||
|
||||
/* Allocate memory for SDMA IP Dump buffer */
|
||||
ptr = kcalloc(adev->sdma.num_instances * reg_count, sizeof(uint32_t), GFP_KERNEL);
|
||||
if (ptr)
|
||||
adev->sdma.ip_dump = ptr;
|
||||
else
|
||||
DRM_ERROR("Failed to allocated memory for SDMA IP Dump\n");
|
||||
|
||||
return r;
|
||||
}
|
||||
|
||||
|
@ -1391,6 +1449,8 @@ static int sdma_v5_0_sw_fini(void *handle)
|
|||
|
||||
amdgpu_sdma_destroy_inst_ctx(adev, false);
|
||||
|
||||
kfree(adev->sdma.ip_dump);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -1718,6 +1778,27 @@ static void sdma_v5_0_get_clockgating_state(void *handle, u64 *flags)
|
|||
*flags |= AMD_CG_SUPPORT_SDMA_LS;
|
||||
}
|
||||
|
||||
static void sdma_v5_0_dump_ip_state(void *handle)
|
||||
{
|
||||
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
||||
int i, j;
|
||||
uint32_t instance_offset;
|
||||
uint32_t reg_count = ARRAY_SIZE(sdma_reg_list_5_0);
|
||||
|
||||
if (!adev->sdma.ip_dump)
|
||||
return;
|
||||
|
||||
amdgpu_gfx_off_ctrl(adev, false);
|
||||
for (i = 0; i < adev->sdma.num_instances; i++) {
|
||||
instance_offset = i * reg_count;
|
||||
for (j = 0; j < reg_count; j++)
|
||||
adev->sdma.ip_dump[instance_offset + j] =
|
||||
RREG32(sdma_v5_0_get_reg_offset(adev, i,
|
||||
sdma_reg_list_5_0[j].reg_offset));
|
||||
}
|
||||
amdgpu_gfx_off_ctrl(adev, true);
|
||||
}
|
||||
|
||||
const struct amd_ip_funcs sdma_v5_0_ip_funcs = {
|
||||
.name = "sdma_v5_0",
|
||||
.early_init = sdma_v5_0_early_init,
|
||||
|
@ -1734,6 +1815,7 @@ const struct amd_ip_funcs sdma_v5_0_ip_funcs = {
|
|||
.set_clockgating_state = sdma_v5_0_set_clockgating_state,
|
||||
.set_powergating_state = sdma_v5_0_set_powergating_state,
|
||||
.get_clockgating_state = sdma_v5_0_get_clockgating_state,
|
||||
.dump_ip_state = sdma_v5_0_dump_ip_state,
|
||||
};
|
||||
|
||||
static const struct amdgpu_ring_funcs sdma_v5_0_ring_funcs = {
|
||||
|
|
Loading…
Reference in New Issue
Block a user