2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 1995-1999 Gary Thomas, Paul Mackerras, Cort Dougan.
|
|
|
|
|
*/
|
2005-09-09 20:02:25 +00:00
|
|
|
#ifndef _ASM_POWERPC_PPC_ASM_H
|
|
|
|
|
#define _ASM_POWERPC_PPC_ASM_H
|
|
|
|
|
|
2005-10-10 12:50:37 +00:00
|
|
|
#include <linux/stringify.h>
|
[PATCH] powerpc: Consolidate asm compatibility macros
This patch consolidates macros used to generate assembly for
compatibility across different CPUs or configs. A new header,
asm-powerpc/asm-compat.h contains the main compatibility macros. It
uses some preprocessor magic to make the macros suitable both for use
in .S files, and in inline asm in .c files. Headers (bitops.h,
uaccess.h, atomic.h, bug.h) which had their own such compatibility
macros are changed to use asm-compat.h.
ppc_asm.h is now for use in .S files *only*, and a #error enforces
that. As such, we're a lot more careless about namespace pollution
here than in asm-compat.h.
While we're at it, this patch adds a call to the PPC405_ERR77 macro in
futex.h which should have had it already, but didn't.
Built and booted on pSeries, Maple and iSeries (ARCH=powerpc). Built
for 32-bit powermac (ARCH=powerpc) and Walnut (ARCH=ppc).
Signed-off-by: David Gibson <dwg@au1.ibm.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2005-11-10 01:56:55 +00:00
|
|
|
#include <asm/asm-compat.h>
|
2008-06-26 07:07:48 +00:00
|
|
|
#include <asm/processor.h>
|
2005-10-10 12:50:37 +00:00
|
|
|
|
[PATCH] powerpc: Consolidate asm compatibility macros
This patch consolidates macros used to generate assembly for
compatibility across different CPUs or configs. A new header,
asm-powerpc/asm-compat.h contains the main compatibility macros. It
uses some preprocessor magic to make the macros suitable both for use
in .S files, and in inline asm in .c files. Headers (bitops.h,
uaccess.h, atomic.h, bug.h) which had their own such compatibility
macros are changed to use asm-compat.h.
ppc_asm.h is now for use in .S files *only*, and a #error enforces
that. As such, we're a lot more careless about namespace pollution
here than in asm-compat.h.
While we're at it, this patch adds a call to the PPC405_ERR77 macro in
futex.h which should have had it already, but didn't.
Built and booted on pSeries, Maple and iSeries (ARCH=powerpc). Built
for 32-bit powermac (ARCH=powerpc) and Walnut (ARCH=ppc).
Signed-off-by: David Gibson <dwg@au1.ibm.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2005-11-10 01:56:55 +00:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
#error __FILE__ should only be used in assembler files
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
|
|
#define SZL (BITS_PER_LONG/8)
|
2005-04-16 22:20:36 +00:00
|
|
|
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 23:06:59 +00:00
|
|
|
/*
|
|
|
|
|
* Stuff for accurate CPU time accounting.
|
|
|
|
|
* These macros handle transitions between user and system state
|
|
|
|
|
* in exception entry and exit and accumulate time to the
|
|
|
|
|
* user_time and system_time fields in the paca.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_VIRT_CPU_ACCOUNTING
|
|
|
|
|
#define ACCOUNT_CPU_USER_ENTRY(ra, rb)
|
|
|
|
|
#define ACCOUNT_CPU_USER_EXIT(ra, rb)
|
|
|
|
|
#else
|
|
|
|
|
#define ACCOUNT_CPU_USER_ENTRY(ra, rb) \
|
|
|
|
|
beq 2f; /* if from kernel mode */ \
|
|
|
|
|
BEGIN_FTR_SECTION; \
|
|
|
|
|
mfspr ra,SPRN_PURR; /* get processor util. reg */ \
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_PURR); \
|
|
|
|
|
BEGIN_FTR_SECTION; \
|
2006-10-20 04:37:05 +00:00
|
|
|
MFTB(ra); /* or get TB if no PURR */ \
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 23:06:59 +00:00
|
|
|
END_FTR_SECTION_IFCLR(CPU_FTR_PURR); \
|
2006-10-20 04:37:05 +00:00
|
|
|
ld rb,PACA_STARTPURR(r13); \
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 23:06:59 +00:00
|
|
|
std ra,PACA_STARTPURR(r13); \
|
|
|
|
|
subf rb,rb,ra; /* subtract start value */ \
|
|
|
|
|
ld ra,PACA_USER_TIME(r13); \
|
|
|
|
|
add ra,ra,rb; /* add on to user time */ \
|
|
|
|
|
std ra,PACA_USER_TIME(r13); \
|
|
|
|
|
2:
|
|
|
|
|
|
|
|
|
|
#define ACCOUNT_CPU_USER_EXIT(ra, rb) \
|
|
|
|
|
BEGIN_FTR_SECTION; \
|
|
|
|
|
mfspr ra,SPRN_PURR; /* get processor util. reg */ \
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_PURR); \
|
|
|
|
|
BEGIN_FTR_SECTION; \
|
2006-10-20 04:37:05 +00:00
|
|
|
MFTB(ra); /* or get TB if no PURR */ \
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 23:06:59 +00:00
|
|
|
END_FTR_SECTION_IFCLR(CPU_FTR_PURR); \
|
2006-10-20 04:37:05 +00:00
|
|
|
ld rb,PACA_STARTPURR(r13); \
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 23:06:59 +00:00
|
|
|
std ra,PACA_STARTPURR(r13); \
|
|
|
|
|
subf rb,rb,ra; /* subtract start value */ \
|
|
|
|
|
ld ra,PACA_SYSTEM_TIME(r13); \
|
|
|
|
|
add ra,ra,rb; /* add on to user time */ \
|
|
|
|
|
std ra,PACA_SYSTEM_TIME(r13);
|
|
|
|
|
#endif
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
|
* Macros for storing registers into and loading registers from
|
|
|
|
|
* exception frames.
|
|
|
|
|
*/
|
2005-09-09 20:02:25 +00:00
|
|
|
#ifdef __powerpc64__
|
|
|
|
|
#define SAVE_GPR(n, base) std n,GPR0+8*(n)(base)
|
|
|
|
|
#define REST_GPR(n, base) ld n,GPR0+8*(n)(base)
|
|
|
|
|
#define SAVE_NVGPRS(base) SAVE_8GPRS(14, base); SAVE_10GPRS(22, base)
|
|
|
|
|
#define REST_NVGPRS(base) REST_8GPRS(14, base); REST_10GPRS(22, base)
|
|
|
|
|
#else
|
2005-04-16 22:20:36 +00:00
|
|
|
#define SAVE_GPR(n, base) stw n,GPR0+4*(n)(base)
|
2005-09-09 20:02:25 +00:00
|
|
|
#define REST_GPR(n, base) lwz n,GPR0+4*(n)(base)
|
|
|
|
|
#define SAVE_NVGPRS(base) SAVE_GPR(13, base); SAVE_8GPRS(14, base); \
|
|
|
|
|
SAVE_10GPRS(22, base)
|
|
|
|
|
#define REST_NVGPRS(base) REST_GPR(13, base); REST_8GPRS(14, base); \
|
|
|
|
|
REST_10GPRS(22, base)
|
|
|
|
|
#endif
|
|
|
|
|
|
2008-06-25 04:07:18 +00:00
|
|
|
/*
|
|
|
|
|
* Define what the VSX XX1 form instructions will look like, then add
|
|
|
|
|
* the 128 bit load store instructions based on that.
|
|
|
|
|
*/
|
|
|
|
|
#define VSX_XX1(xs, ra, rb) (((xs) & 0x1f) << 21 | ((ra) << 16) | \
|
|
|
|
|
((rb) << 11) | (((xs) >> 5)))
|
|
|
|
|
|
|
|
|
|
#define STXVD2X(xs, ra, rb) .long (0x7c000798 | VSX_XX1((xs), (ra), (rb)))
|
|
|
|
|
#define LXVD2X(xs, ra, rb) .long (0x7c000698 | VSX_XX1((xs), (ra), (rb)))
|
2005-09-09 20:02:25 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#define SAVE_2GPRS(n, base) SAVE_GPR(n, base); SAVE_GPR(n+1, base)
|
|
|
|
|
#define SAVE_4GPRS(n, base) SAVE_2GPRS(n, base); SAVE_2GPRS(n+2, base)
|
|
|
|
|
#define SAVE_8GPRS(n, base) SAVE_4GPRS(n, base); SAVE_4GPRS(n+4, base)
|
|
|
|
|
#define SAVE_10GPRS(n, base) SAVE_8GPRS(n, base); SAVE_2GPRS(n+8, base)
|
|
|
|
|
#define REST_2GPRS(n, base) REST_GPR(n, base); REST_GPR(n+1, base)
|
|
|
|
|
#define REST_4GPRS(n, base) REST_2GPRS(n, base); REST_2GPRS(n+2, base)
|
|
|
|
|
#define REST_8GPRS(n, base) REST_4GPRS(n, base); REST_4GPRS(n+4, base)
|
|
|
|
|
#define REST_10GPRS(n, base) REST_8GPRS(n, base); REST_2GPRS(n+8, base)
|
|
|
|
|
|
2008-06-26 07:07:48 +00:00
|
|
|
#define SAVE_FPR(n, base) stfd n,THREAD_FPR0+8*TS_FPRWIDTH*(n)(base)
|
2005-04-16 22:20:36 +00:00
|
|
|
#define SAVE_2FPRS(n, base) SAVE_FPR(n, base); SAVE_FPR(n+1, base)
|
|
|
|
|
#define SAVE_4FPRS(n, base) SAVE_2FPRS(n, base); SAVE_2FPRS(n+2, base)
|
|
|
|
|
#define SAVE_8FPRS(n, base) SAVE_4FPRS(n, base); SAVE_4FPRS(n+4, base)
|
|
|
|
|
#define SAVE_16FPRS(n, base) SAVE_8FPRS(n, base); SAVE_8FPRS(n+8, base)
|
|
|
|
|
#define SAVE_32FPRS(n, base) SAVE_16FPRS(n, base); SAVE_16FPRS(n+16, base)
|
2008-06-26 07:07:48 +00:00
|
|
|
#define REST_FPR(n, base) lfd n,THREAD_FPR0+8*TS_FPRWIDTH*(n)(base)
|
2005-04-16 22:20:36 +00:00
|
|
|
#define REST_2FPRS(n, base) REST_FPR(n, base); REST_FPR(n+1, base)
|
|
|
|
|
#define REST_4FPRS(n, base) REST_2FPRS(n, base); REST_2FPRS(n+2, base)
|
|
|
|
|
#define REST_8FPRS(n, base) REST_4FPRS(n, base); REST_4FPRS(n+4, base)
|
|
|
|
|
#define REST_16FPRS(n, base) REST_8FPRS(n, base); REST_8FPRS(n+8, base)
|
|
|
|
|
#define REST_32FPRS(n, base) REST_16FPRS(n, base); REST_16FPRS(n+16, base)
|
|
|
|
|
|
|
|
|
|
#define SAVE_VR(n,b,base) li b,THREAD_VR0+(16*(n)); stvx n,b,base
|
2005-09-09 20:02:25 +00:00
|
|
|
#define SAVE_2VRS(n,b,base) SAVE_VR(n,b,base); SAVE_VR(n+1,b,base)
|
|
|
|
|
#define SAVE_4VRS(n,b,base) SAVE_2VRS(n,b,base); SAVE_2VRS(n+2,b,base)
|
|
|
|
|
#define SAVE_8VRS(n,b,base) SAVE_4VRS(n,b,base); SAVE_4VRS(n+4,b,base)
|
|
|
|
|
#define SAVE_16VRS(n,b,base) SAVE_8VRS(n,b,base); SAVE_8VRS(n+8,b,base)
|
|
|
|
|
#define SAVE_32VRS(n,b,base) SAVE_16VRS(n,b,base); SAVE_16VRS(n+16,b,base)
|
2005-04-16 22:20:36 +00:00
|
|
|
#define REST_VR(n,b,base) li b,THREAD_VR0+(16*(n)); lvx n,b,base
|
2005-09-09 20:02:25 +00:00
|
|
|
#define REST_2VRS(n,b,base) REST_VR(n,b,base); REST_VR(n+1,b,base)
|
|
|
|
|
#define REST_4VRS(n,b,base) REST_2VRS(n,b,base); REST_2VRS(n+2,b,base)
|
|
|
|
|
#define REST_8VRS(n,b,base) REST_4VRS(n,b,base); REST_4VRS(n+4,b,base)
|
|
|
|
|
#define REST_16VRS(n,b,base) REST_8VRS(n,b,base); REST_8VRS(n+8,b,base)
|
|
|
|
|
#define REST_32VRS(n,b,base) REST_16VRS(n,b,base); REST_16VRS(n+16,b,base)
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-25 04:07:18 +00:00
|
|
|
/* Save the lower 32 VSRs in the thread VSR region */
|
|
|
|
|
#define SAVE_VSR(n,b,base) li b,THREAD_VSR0+(16*(n)); STXVD2X(n,b,base)
|
|
|
|
|
#define SAVE_2VSRS(n,b,base) SAVE_VSR(n,b,base); SAVE_VSR(n+1,b,base)
|
|
|
|
|
#define SAVE_4VSRS(n,b,base) SAVE_2VSRS(n,b,base); SAVE_2VSRS(n+2,b,base)
|
|
|
|
|
#define SAVE_8VSRS(n,b,base) SAVE_4VSRS(n,b,base); SAVE_4VSRS(n+4,b,base)
|
|
|
|
|
#define SAVE_16VSRS(n,b,base) SAVE_8VSRS(n,b,base); SAVE_8VSRS(n+8,b,base)
|
|
|
|
|
#define SAVE_32VSRS(n,b,base) SAVE_16VSRS(n,b,base); SAVE_16VSRS(n+16,b,base)
|
|
|
|
|
#define REST_VSR(n,b,base) li b,THREAD_VSR0+(16*(n)); LXVD2X(n,b,base)
|
|
|
|
|
#define REST_2VSRS(n,b,base) REST_VSR(n,b,base); REST_VSR(n+1,b,base)
|
|
|
|
|
#define REST_4VSRS(n,b,base) REST_2VSRS(n,b,base); REST_2VSRS(n+2,b,base)
|
|
|
|
|
#define REST_8VSRS(n,b,base) REST_4VSRS(n,b,base); REST_4VSRS(n+4,b,base)
|
|
|
|
|
#define REST_16VSRS(n,b,base) REST_8VSRS(n,b,base); REST_8VSRS(n+8,b,base)
|
|
|
|
|
#define REST_32VSRS(n,b,base) REST_16VSRS(n,b,base); REST_16VSRS(n+16,b,base)
|
|
|
|
|
/* Save the upper 32 VSRs (32-63) in the thread VSX region (0-31) */
|
|
|
|
|
#define SAVE_VSRU(n,b,base) li b,THREAD_VR0+(16*(n)); STXVD2X(n+32,b,base)
|
|
|
|
|
#define SAVE_2VSRSU(n,b,base) SAVE_VSRU(n,b,base); SAVE_VSRU(n+1,b,base)
|
|
|
|
|
#define SAVE_4VSRSU(n,b,base) SAVE_2VSRSU(n,b,base); SAVE_2VSRSU(n+2,b,base)
|
|
|
|
|
#define SAVE_8VSRSU(n,b,base) SAVE_4VSRSU(n,b,base); SAVE_4VSRSU(n+4,b,base)
|
|
|
|
|
#define SAVE_16VSRSU(n,b,base) SAVE_8VSRSU(n,b,base); SAVE_8VSRSU(n+8,b,base)
|
|
|
|
|
#define SAVE_32VSRSU(n,b,base) SAVE_16VSRSU(n,b,base); SAVE_16VSRSU(n+16,b,base)
|
|
|
|
|
#define REST_VSRU(n,b,base) li b,THREAD_VR0+(16*(n)); LXVD2X(n+32,b,base)
|
|
|
|
|
#define REST_2VSRSU(n,b,base) REST_VSRU(n,b,base); REST_VSRU(n+1,b,base)
|
|
|
|
|
#define REST_4VSRSU(n,b,base) REST_2VSRSU(n,b,base); REST_2VSRSU(n+2,b,base)
|
|
|
|
|
#define REST_8VSRSU(n,b,base) REST_4VSRSU(n,b,base); REST_4VSRSU(n+4,b,base)
|
|
|
|
|
#define REST_16VSRSU(n,b,base) REST_8VSRSU(n,b,base); REST_8VSRSU(n+8,b,base)
|
|
|
|
|
#define REST_32VSRSU(n,b,base) REST_16VSRSU(n,b,base); REST_16VSRSU(n+16,b,base)
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#define SAVE_EVR(n,s,base) evmergehi s,s,n; stw s,THREAD_EVR0+4*(n)(base)
|
2005-09-09 20:02:25 +00:00
|
|
|
#define SAVE_2EVRS(n,s,base) SAVE_EVR(n,s,base); SAVE_EVR(n+1,s,base)
|
|
|
|
|
#define SAVE_4EVRS(n,s,base) SAVE_2EVRS(n,s,base); SAVE_2EVRS(n+2,s,base)
|
|
|
|
|
#define SAVE_8EVRS(n,s,base) SAVE_4EVRS(n,s,base); SAVE_4EVRS(n+4,s,base)
|
|
|
|
|
#define SAVE_16EVRS(n,s,base) SAVE_8EVRS(n,s,base); SAVE_8EVRS(n+8,s,base)
|
|
|
|
|
#define SAVE_32EVRS(n,s,base) SAVE_16EVRS(n,s,base); SAVE_16EVRS(n+16,s,base)
|
2005-04-16 22:20:36 +00:00
|
|
|
#define REST_EVR(n,s,base) lwz s,THREAD_EVR0+4*(n)(base); evmergelo n,s,n
|
2005-09-09 20:02:25 +00:00
|
|
|
#define REST_2EVRS(n,s,base) REST_EVR(n,s,base); REST_EVR(n+1,s,base)
|
|
|
|
|
#define REST_4EVRS(n,s,base) REST_2EVRS(n,s,base); REST_2EVRS(n+2,s,base)
|
|
|
|
|
#define REST_8EVRS(n,s,base) REST_4EVRS(n,s,base); REST_4EVRS(n+4,s,base)
|
|
|
|
|
#define REST_16EVRS(n,s,base) REST_8EVRS(n,s,base); REST_8EVRS(n+8,s,base)
|
|
|
|
|
#define REST_32EVRS(n,s,base) REST_16EVRS(n,s,base); REST_16EVRS(n+16,s,base)
|
|
|
|
|
|
2005-10-24 05:07:27 +00:00
|
|
|
/* Macros to adjust thread priority for hardware multithreading */
|
|
|
|
|
#define HMT_VERY_LOW or 31,31,31 # very low priority
|
|
|
|
|
#define HMT_LOW or 1,1,1
|
|
|
|
|
#define HMT_MEDIUM_LOW or 6,6,6 # medium low priority
|
|
|
|
|
#define HMT_MEDIUM or 2,2,2
|
|
|
|
|
#define HMT_MEDIUM_HIGH or 5,5,5 # medium high priority
|
|
|
|
|
#define HMT_HIGH or 3,3,3
|
2005-09-09 20:02:25 +00:00
|
|
|
|
|
|
|
|
/* handle instructions that older assemblers may not know */
|
|
|
|
|
#define RFCI .long 0x4c000066 /* rfci instruction */
|
|
|
|
|
#define RFDI .long 0x4c00004e /* rfdi instruction */
|
|
|
|
|
#define RFMCI .long 0x4c00004c /* rfmci instruction */
|
|
|
|
|
|
2005-12-16 21:43:46 +00:00
|
|
|
#ifdef __KERNEL__
|
2005-10-10 12:50:37 +00:00
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
|
|
|
|
|
#define XGLUE(a,b) a##b
|
|
|
|
|
#define GLUE(a,b) XGLUE(a,b)
|
|
|
|
|
|
|
|
|
|
#define _GLOBAL(name) \
|
|
|
|
|
.section ".text"; \
|
|
|
|
|
.align 2 ; \
|
|
|
|
|
.globl name; \
|
|
|
|
|
.globl GLUE(.,name); \
|
|
|
|
|
.section ".opd","aw"; \
|
|
|
|
|
name: \
|
|
|
|
|
.quad GLUE(.,name); \
|
|
|
|
|
.quad .TOC.@tocbase; \
|
|
|
|
|
.quad 0; \
|
|
|
|
|
.previous; \
|
|
|
|
|
.type GLUE(.,name),@function; \
|
|
|
|
|
GLUE(.,name):
|
|
|
|
|
|
2007-08-22 03:44:58 +00:00
|
|
|
#define _INIT_GLOBAL(name) \
|
|
|
|
|
.section ".text.init.refok"; \
|
|
|
|
|
.align 2 ; \
|
|
|
|
|
.globl name; \
|
|
|
|
|
.globl GLUE(.,name); \
|
|
|
|
|
.section ".opd","aw"; \
|
|
|
|
|
name: \
|
|
|
|
|
.quad GLUE(.,name); \
|
|
|
|
|
.quad .TOC.@tocbase; \
|
|
|
|
|
.quad 0; \
|
|
|
|
|
.previous; \
|
|
|
|
|
.type GLUE(.,name),@function; \
|
|
|
|
|
GLUE(.,name):
|
|
|
|
|
|
2005-10-10 12:50:37 +00:00
|
|
|
#define _KPROBE(name) \
|
|
|
|
|
.section ".kprobes.text","a"; \
|
|
|
|
|
.align 2 ; \
|
|
|
|
|
.globl name; \
|
|
|
|
|
.globl GLUE(.,name); \
|
|
|
|
|
.section ".opd","aw"; \
|
|
|
|
|
name: \
|
|
|
|
|
.quad GLUE(.,name); \
|
|
|
|
|
.quad .TOC.@tocbase; \
|
|
|
|
|
.quad 0; \
|
|
|
|
|
.previous; \
|
|
|
|
|
.type GLUE(.,name),@function; \
|
|
|
|
|
GLUE(.,name):
|
|
|
|
|
|
|
|
|
|
#define _STATIC(name) \
|
|
|
|
|
.section ".text"; \
|
|
|
|
|
.align 2 ; \
|
|
|
|
|
.section ".opd","aw"; \
|
|
|
|
|
name: \
|
|
|
|
|
.quad GLUE(.,name); \
|
|
|
|
|
.quad .TOC.@tocbase; \
|
|
|
|
|
.quad 0; \
|
|
|
|
|
.previous; \
|
|
|
|
|
.type GLUE(.,name),@function; \
|
2007-07-24 23:27:35 +00:00
|
|
|
GLUE(.,name):
|
|
|
|
|
|
|
|
|
|
#define _INIT_STATIC(name) \
|
|
|
|
|
.section ".text.init.refok"; \
|
|
|
|
|
.align 2 ; \
|
|
|
|
|
.section ".opd","aw"; \
|
|
|
|
|
name: \
|
|
|
|
|
.quad GLUE(.,name); \
|
|
|
|
|
.quad .TOC.@tocbase; \
|
|
|
|
|
.quad 0; \
|
|
|
|
|
.previous; \
|
|
|
|
|
.type GLUE(.,name),@function; \
|
2005-10-10 12:50:37 +00:00
|
|
|
GLUE(.,name):
|
|
|
|
|
|
|
|
|
|
#else /* 32-bit */
|
|
|
|
|
|
2007-09-13 20:42:35 +00:00
|
|
|
#define _ENTRY(n) \
|
|
|
|
|
.globl n; \
|
|
|
|
|
n:
|
|
|
|
|
|
2005-10-10 12:50:37 +00:00
|
|
|
#define _GLOBAL(n) \
|
|
|
|
|
.text; \
|
|
|
|
|
.stabs __stringify(n:F-1),N_FUN,0,0,n;\
|
|
|
|
|
.globl n; \
|
|
|
|
|
n:
|
|
|
|
|
|
|
|
|
|
#define _KPROBE(n) \
|
|
|
|
|
.section ".kprobes.text","a"; \
|
|
|
|
|
.globl n; \
|
|
|
|
|
n:
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
/*
|
2006-01-13 03:56:25 +00:00
|
|
|
* LOAD_REG_IMMEDIATE(rn, expr)
|
|
|
|
|
* Loads the value of the constant expression 'expr' into register 'rn'
|
|
|
|
|
* using immediate instructions only. Use this when it's important not
|
|
|
|
|
* to reference other data (i.e. on ppc64 when the TOC pointer is not
|
|
|
|
|
* valid).
|
2005-09-09 20:02:25 +00:00
|
|
|
*
|
2006-01-13 03:56:25 +00:00
|
|
|
* LOAD_REG_ADDR(rn, name)
|
|
|
|
|
* Loads the address of label 'name' into register 'rn'. Use this when
|
|
|
|
|
* you don't particularly need immediate instructions only, but you need
|
|
|
|
|
* the whole address in one register (e.g. it's a structure address and
|
|
|
|
|
* you want to access various offsets within it). On ppc32 this is
|
|
|
|
|
* identical to LOAD_REG_IMMEDIATE.
|
|
|
|
|
*
|
|
|
|
|
* LOAD_REG_ADDRBASE(rn, name)
|
|
|
|
|
* ADDROFF(name)
|
|
|
|
|
* LOAD_REG_ADDRBASE loads part of the address of label 'name' into
|
|
|
|
|
* register 'rn'. ADDROFF(name) returns the remainder of the address as
|
|
|
|
|
* a constant expression. ADDROFF(name) is a signed expression < 16 bits
|
|
|
|
|
* in size, so is suitable for use directly as an offset in load and store
|
|
|
|
|
* instructions. Use this when loading/storing a single word or less as:
|
|
|
|
|
* LOAD_REG_ADDRBASE(rX, name)
|
|
|
|
|
* ld rY,ADDROFF(name)(rX)
|
2005-09-09 20:02:25 +00:00
|
|
|
*/
|
|
|
|
|
#ifdef __powerpc64__
|
2006-01-13 03:56:25 +00:00
|
|
|
#define LOAD_REG_IMMEDIATE(reg,expr) \
|
|
|
|
|
lis (reg),(expr)@highest; \
|
|
|
|
|
ori (reg),(reg),(expr)@higher; \
|
|
|
|
|
rldicr (reg),(reg),32,31; \
|
|
|
|
|
oris (reg),(reg),(expr)@h; \
|
|
|
|
|
ori (reg),(reg),(expr)@l;
|
|
|
|
|
|
|
|
|
|
#define LOAD_REG_ADDR(reg,name) \
|
|
|
|
|
ld (reg),name@got(r2)
|
|
|
|
|
|
|
|
|
|
#define LOAD_REG_ADDRBASE(reg,name) LOAD_REG_ADDR(reg,name)
|
|
|
|
|
#define ADDROFF(name) 0
|
2005-10-06 00:59:19 +00:00
|
|
|
|
2005-10-28 12:53:37 +00:00
|
|
|
/* offsets for stack frame layout */
|
|
|
|
|
#define LRSAVE 16
|
2005-10-06 00:59:19 +00:00
|
|
|
|
|
|
|
|
#else /* 32-bit */
|
2005-10-12 07:44:55 +00:00
|
|
|
|
2006-01-13 03:56:25 +00:00
|
|
|
#define LOAD_REG_IMMEDIATE(reg,expr) \
|
|
|
|
|
lis (reg),(expr)@ha; \
|
|
|
|
|
addi (reg),(reg),(expr)@l;
|
|
|
|
|
|
|
|
|
|
#define LOAD_REG_ADDR(reg,name) LOAD_REG_IMMEDIATE(reg, name)
|
2005-10-06 00:59:19 +00:00
|
|
|
|
2006-01-13 03:56:25 +00:00
|
|
|
#define LOAD_REG_ADDRBASE(reg, name) lis (reg),name@ha
|
|
|
|
|
#define ADDROFF(name) name@l
|
2005-10-06 00:59:19 +00:00
|
|
|
|
2005-10-28 12:53:37 +00:00
|
|
|
/* offsets for stack frame layout */
|
|
|
|
|
#define LRSAVE 4
|
2005-10-06 00:59:19 +00:00
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
/* various errata or part fixups */
|
2005-04-16 22:20:36 +00:00
|
|
|
#ifdef CONFIG_PPC601_SYNC_FIX
|
|
|
|
|
#define SYNC \
|
|
|
|
|
BEGIN_FTR_SECTION \
|
|
|
|
|
sync; \
|
|
|
|
|
isync; \
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_601)
|
|
|
|
|
#define SYNC_601 \
|
|
|
|
|
BEGIN_FTR_SECTION \
|
|
|
|
|
sync; \
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_601)
|
|
|
|
|
#define ISYNC_601 \
|
|
|
|
|
BEGIN_FTR_SECTION \
|
|
|
|
|
isync; \
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_601)
|
|
|
|
|
#else
|
|
|
|
|
#define SYNC
|
|
|
|
|
#define SYNC_601
|
|
|
|
|
#define ISYNC_601
|
|
|
|
|
#endif
|
|
|
|
|
|
2006-10-20 04:37:05 +00:00
|
|
|
#ifdef CONFIG_PPC_CELL
|
|
|
|
|
#define MFTB(dest) \
|
|
|
|
|
90: mftb dest; \
|
|
|
|
|
BEGIN_FTR_SECTION_NESTED(96); \
|
|
|
|
|
cmpwi dest,0; \
|
|
|
|
|
beq- 90b; \
|
|
|
|
|
END_FTR_SECTION_NESTED(CPU_FTR_CELL_TB_BUG, CPU_FTR_CELL_TB_BUG, 96)
|
|
|
|
|
#else
|
|
|
|
|
#define MFTB(dest) mftb dest
|
|
|
|
|
#endif
|
2005-09-09 20:02:25 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
|
#define TLBSYNC
|
|
|
|
|
#else /* CONFIG_SMP */
|
|
|
|
|
/* tlbsync is not implemented on 601 */
|
|
|
|
|
#define TLBSYNC \
|
|
|
|
|
BEGIN_FTR_SECTION \
|
|
|
|
|
tlbsync; \
|
|
|
|
|
sync; \
|
|
|
|
|
END_FTR_SECTION_IFCLR(CPU_FTR_601)
|
|
|
|
|
#endif
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
|
* This instruction is not implemented on the PPC 603 or 601; however, on
|
|
|
|
|
* the 403GCX and 405GP tlbia IS defined and tlbie is not.
|
|
|
|
|
* All of these instructions exist in the 8xx, they have magical powers,
|
|
|
|
|
* and they must be used.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#if !defined(CONFIG_4xx) && !defined(CONFIG_8xx)
|
|
|
|
|
#define tlbia \
|
|
|
|
|
li r4,1024; \
|
|
|
|
|
mtctr r4; \
|
|
|
|
|
lis r4,KERNELBASE@h; \
|
|
|
|
|
0: tlbie r4; \
|
|
|
|
|
addi r4,r4,0x1000; \
|
|
|
|
|
bdnz 0b
|
|
|
|
|
#endif
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_IBM440EP_ERR42
|
|
|
|
|
#define PPC440EP_ERR42 isync
|
|
|
|
|
#else
|
|
|
|
|
#define PPC440EP_ERR42
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_BOOKE)
|
2005-10-27 12:44:39 +00:00
|
|
|
#define toreal(rd)
|
|
|
|
|
#define fromreal(rd)
|
|
|
|
|
|
2008-05-11 00:40:47 +00:00
|
|
|
/*
|
|
|
|
|
* We use addis to ensure compatibility with the "classic" ppc versions of
|
|
|
|
|
* these macros, which use rs = 0 to get the tophys offset in rd, rather than
|
|
|
|
|
* converting the address in r0, and so this version has to do that too
|
|
|
|
|
* (i.e. set register rd to 0 when rs == 0).
|
|
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
#define tophys(rd,rs) \
|
|
|
|
|
addis rd,rs,0
|
|
|
|
|
|
|
|
|
|
#define tovirt(rd,rs) \
|
|
|
|
|
addis rd,rs,0
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
#elif defined(CONFIG_PPC64)
|
2005-10-27 12:44:39 +00:00
|
|
|
#define toreal(rd) /* we can access c000... in real mode */
|
|
|
|
|
#define fromreal(rd)
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
#define tophys(rd,rs) \
|
2005-10-27 12:44:39 +00:00
|
|
|
clrldi rd,rs,2
|
2005-09-09 20:02:25 +00:00
|
|
|
|
|
|
|
|
#define tovirt(rd,rs) \
|
2005-10-27 12:44:39 +00:00
|
|
|
rotldi rd,rs,16; \
|
|
|
|
|
ori rd,rd,((KERNELBASE>>48)&0xFFFF);\
|
|
|
|
|
rotldi rd,rd,48
|
2005-09-09 20:02:25 +00:00
|
|
|
#else
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
|
* On APUS (Amiga PowerPC cpu upgrade board), we don't know the
|
|
|
|
|
* physical base address of RAM at compile time.
|
|
|
|
|
*/
|
2005-10-27 12:44:39 +00:00
|
|
|
#define toreal(rd) tophys(rd,rd)
|
|
|
|
|
#define fromreal(rd) tovirt(rd,rd)
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#define tophys(rd,rs) \
|
|
|
|
|
0: addis rd,rs,-KERNELBASE@h; \
|
|
|
|
|
.section ".vtop_fixup","aw"; \
|
|
|
|
|
.align 1; \
|
|
|
|
|
.long 0b; \
|
|
|
|
|
.previous
|
|
|
|
|
|
|
|
|
|
#define tovirt(rd,rs) \
|
|
|
|
|
0: addis rd,rs,KERNELBASE@h; \
|
|
|
|
|
.section ".ptov_fixup","aw"; \
|
|
|
|
|
.align 1; \
|
|
|
|
|
.long 0b; \
|
|
|
|
|
.previous
|
2005-09-09 20:02:25 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2005-10-10 12:50:37 +00:00
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
#define RFI rfid
|
|
|
|
|
#define MTMSRD(r) mtmsrd r
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
#define FIX_SRR1(ra, rb)
|
|
|
|
|
#ifndef CONFIG_40x
|
|
|
|
|
#define RFI rfi
|
|
|
|
|
#else
|
|
|
|
|
#define RFI rfi; b . /* Prevent prefetch past rfi */
|
|
|
|
|
#endif
|
|
|
|
|
#define MTMSRD(r) mtmsr r
|
|
|
|
|
#define CLR_TOP32(r)
|
2005-08-01 05:34:52 +00:00
|
|
|
#endif
|
|
|
|
|
|
2005-12-16 21:43:46 +00:00
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* The boring bits... */
|
|
|
|
|
|
|
|
|
|
/* Condition Register Bit Fields */
|
|
|
|
|
|
|
|
|
|
#define cr0 0
|
|
|
|
|
#define cr1 1
|
|
|
|
|
#define cr2 2
|
|
|
|
|
#define cr3 3
|
|
|
|
|
#define cr4 4
|
|
|
|
|
#define cr5 5
|
|
|
|
|
#define cr6 6
|
|
|
|
|
#define cr7 7
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* General Purpose Registers (GPRs) */
|
|
|
|
|
|
|
|
|
|
#define r0 0
|
|
|
|
|
#define r1 1
|
|
|
|
|
#define r2 2
|
|
|
|
|
#define r3 3
|
|
|
|
|
#define r4 4
|
|
|
|
|
#define r5 5
|
|
|
|
|
#define r6 6
|
|
|
|
|
#define r7 7
|
|
|
|
|
#define r8 8
|
|
|
|
|
#define r9 9
|
|
|
|
|
#define r10 10
|
|
|
|
|
#define r11 11
|
|
|
|
|
#define r12 12
|
|
|
|
|
#define r13 13
|
|
|
|
|
#define r14 14
|
|
|
|
|
#define r15 15
|
|
|
|
|
#define r16 16
|
|
|
|
|
#define r17 17
|
|
|
|
|
#define r18 18
|
|
|
|
|
#define r19 19
|
|
|
|
|
#define r20 20
|
|
|
|
|
#define r21 21
|
|
|
|
|
#define r22 22
|
|
|
|
|
#define r23 23
|
|
|
|
|
#define r24 24
|
|
|
|
|
#define r25 25
|
|
|
|
|
#define r26 26
|
|
|
|
|
#define r27 27
|
|
|
|
|
#define r28 28
|
|
|
|
|
#define r29 29
|
|
|
|
|
#define r30 30
|
|
|
|
|
#define r31 31
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Floating Point Registers (FPRs) */
|
|
|
|
|
|
|
|
|
|
#define fr0 0
|
|
|
|
|
#define fr1 1
|
|
|
|
|
#define fr2 2
|
|
|
|
|
#define fr3 3
|
|
|
|
|
#define fr4 4
|
|
|
|
|
#define fr5 5
|
|
|
|
|
#define fr6 6
|
|
|
|
|
#define fr7 7
|
|
|
|
|
#define fr8 8
|
|
|
|
|
#define fr9 9
|
|
|
|
|
#define fr10 10
|
|
|
|
|
#define fr11 11
|
|
|
|
|
#define fr12 12
|
|
|
|
|
#define fr13 13
|
|
|
|
|
#define fr14 14
|
|
|
|
|
#define fr15 15
|
|
|
|
|
#define fr16 16
|
|
|
|
|
#define fr17 17
|
|
|
|
|
#define fr18 18
|
|
|
|
|
#define fr19 19
|
|
|
|
|
#define fr20 20
|
|
|
|
|
#define fr21 21
|
|
|
|
|
#define fr22 22
|
|
|
|
|
#define fr23 23
|
|
|
|
|
#define fr24 24
|
|
|
|
|
#define fr25 25
|
|
|
|
|
#define fr26 26
|
|
|
|
|
#define fr27 27
|
|
|
|
|
#define fr28 28
|
|
|
|
|
#define fr29 29
|
|
|
|
|
#define fr30 30
|
|
|
|
|
#define fr31 31
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
/* AltiVec Registers (VPRs) */
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#define vr0 0
|
|
|
|
|
#define vr1 1
|
|
|
|
|
#define vr2 2
|
|
|
|
|
#define vr3 3
|
|
|
|
|
#define vr4 4
|
|
|
|
|
#define vr5 5
|
|
|
|
|
#define vr6 6
|
|
|
|
|
#define vr7 7
|
|
|
|
|
#define vr8 8
|
|
|
|
|
#define vr9 9
|
|
|
|
|
#define vr10 10
|
|
|
|
|
#define vr11 11
|
|
|
|
|
#define vr12 12
|
|
|
|
|
#define vr13 13
|
|
|
|
|
#define vr14 14
|
|
|
|
|
#define vr15 15
|
|
|
|
|
#define vr16 16
|
|
|
|
|
#define vr17 17
|
|
|
|
|
#define vr18 18
|
|
|
|
|
#define vr19 19
|
|
|
|
|
#define vr20 20
|
|
|
|
|
#define vr21 21
|
|
|
|
|
#define vr22 22
|
|
|
|
|
#define vr23 23
|
|
|
|
|
#define vr24 24
|
|
|
|
|
#define vr25 25
|
|
|
|
|
#define vr26 26
|
|
|
|
|
#define vr27 27
|
|
|
|
|
#define vr28 28
|
|
|
|
|
#define vr29 29
|
|
|
|
|
#define vr30 30
|
|
|
|
|
#define vr31 31
|
|
|
|
|
|
2008-06-25 04:07:18 +00:00
|
|
|
/* VSX Registers (VSRs) */
|
|
|
|
|
|
|
|
|
|
#define vsr0 0
|
|
|
|
|
#define vsr1 1
|
|
|
|
|
#define vsr2 2
|
|
|
|
|
#define vsr3 3
|
|
|
|
|
#define vsr4 4
|
|
|
|
|
#define vsr5 5
|
|
|
|
|
#define vsr6 6
|
|
|
|
|
#define vsr7 7
|
|
|
|
|
#define vsr8 8
|
|
|
|
|
#define vsr9 9
|
|
|
|
|
#define vsr10 10
|
|
|
|
|
#define vsr11 11
|
|
|
|
|
#define vsr12 12
|
|
|
|
|
#define vsr13 13
|
|
|
|
|
#define vsr14 14
|
|
|
|
|
#define vsr15 15
|
|
|
|
|
#define vsr16 16
|
|
|
|
|
#define vsr17 17
|
|
|
|
|
#define vsr18 18
|
|
|
|
|
#define vsr19 19
|
|
|
|
|
#define vsr20 20
|
|
|
|
|
#define vsr21 21
|
|
|
|
|
#define vsr22 22
|
|
|
|
|
#define vsr23 23
|
|
|
|
|
#define vsr24 24
|
|
|
|
|
#define vsr25 25
|
|
|
|
|
#define vsr26 26
|
|
|
|
|
#define vsr27 27
|
|
|
|
|
#define vsr28 28
|
|
|
|
|
#define vsr29 29
|
|
|
|
|
#define vsr30 30
|
|
|
|
|
#define vsr31 31
|
|
|
|
|
#define vsr32 32
|
|
|
|
|
#define vsr33 33
|
|
|
|
|
#define vsr34 34
|
|
|
|
|
#define vsr35 35
|
|
|
|
|
#define vsr36 36
|
|
|
|
|
#define vsr37 37
|
|
|
|
|
#define vsr38 38
|
|
|
|
|
#define vsr39 39
|
|
|
|
|
#define vsr40 40
|
|
|
|
|
#define vsr41 41
|
|
|
|
|
#define vsr42 42
|
|
|
|
|
#define vsr43 43
|
|
|
|
|
#define vsr44 44
|
|
|
|
|
#define vsr45 45
|
|
|
|
|
#define vsr46 46
|
|
|
|
|
#define vsr47 47
|
|
|
|
|
#define vsr48 48
|
|
|
|
|
#define vsr49 49
|
|
|
|
|
#define vsr50 50
|
|
|
|
|
#define vsr51 51
|
|
|
|
|
#define vsr52 52
|
|
|
|
|
#define vsr53 53
|
|
|
|
|
#define vsr54 54
|
|
|
|
|
#define vsr55 55
|
|
|
|
|
#define vsr56 56
|
|
|
|
|
#define vsr57 57
|
|
|
|
|
#define vsr58 58
|
|
|
|
|
#define vsr59 59
|
|
|
|
|
#define vsr60 60
|
|
|
|
|
#define vsr61 61
|
|
|
|
|
#define vsr62 62
|
|
|
|
|
#define vsr63 63
|
|
|
|
|
|
2005-09-09 20:02:25 +00:00
|
|
|
/* SPE Registers (EVPRs) */
|
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#define evr0 0
|
|
|
|
|
#define evr1 1
|
|
|
|
|
#define evr2 2
|
|
|
|
|
#define evr3 3
|
|
|
|
|
#define evr4 4
|
|
|
|
|
#define evr5 5
|
|
|
|
|
#define evr6 6
|
|
|
|
|
#define evr7 7
|
|
|
|
|
#define evr8 8
|
|
|
|
|
#define evr9 9
|
|
|
|
|
#define evr10 10
|
|
|
|
|
#define evr11 11
|
|
|
|
|
#define evr12 12
|
|
|
|
|
#define evr13 13
|
|
|
|
|
#define evr14 14
|
|
|
|
|
#define evr15 15
|
|
|
|
|
#define evr16 16
|
|
|
|
|
#define evr17 17
|
|
|
|
|
#define evr18 18
|
|
|
|
|
#define evr19 19
|
|
|
|
|
#define evr20 20
|
|
|
|
|
#define evr21 21
|
|
|
|
|
#define evr22 22
|
|
|
|
|
#define evr23 23
|
|
|
|
|
#define evr24 24
|
|
|
|
|
#define evr25 25
|
|
|
|
|
#define evr26 26
|
|
|
|
|
#define evr27 27
|
|
|
|
|
#define evr28 28
|
|
|
|
|
#define evr29 29
|
|
|
|
|
#define evr30 30
|
|
|
|
|
#define evr31 31
|
|
|
|
|
|
|
|
|
|
/* some stab codes */
|
|
|
|
|
#define N_FUN 36
|
|
|
|
|
#define N_RSYM 64
|
|
|
|
|
#define N_SLINE 68
|
|
|
|
|
#define N_SO 100
|
2005-09-09 20:02:25 +00:00
|
|
|
|
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
|
|
|
|
|
#endif /* _ASM_POWERPC_PPC_ASM_H */
|
