License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 14:07:57 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2014-11-14 17:16:49 +00:00
|
|
|
#ifndef __IO_PGTABLE_H
|
|
|
|
#define __IO_PGTABLE_H
|
2016-01-26 17:13:13 +00:00
|
|
|
#include <linux/bitops.h>
|
2014-11-14 17:16:49 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Public API for use by IOMMU drivers
|
|
|
|
*/
|
|
|
|
enum io_pgtable_fmt {
|
2014-11-14 17:18:23 +00:00
|
|
|
ARM_32_LPAE_S1,
|
|
|
|
ARM_32_LPAE_S2,
|
|
|
|
ARM_64_LPAE_S1,
|
|
|
|
ARM_64_LPAE_S2,
|
2016-01-26 17:13:13 +00:00
|
|
|
ARM_V7S,
|
2014-11-14 17:16:49 +00:00
|
|
|
IO_PGTABLE_NUM_FMTS,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct iommu_gather_ops - IOMMU callbacks for TLB and page table management.
|
|
|
|
*
|
|
|
|
* @tlb_flush_all: Synchronously invalidate the entire TLB context.
|
|
|
|
* @tlb_add_flush: Queue up a TLB invalidation for a virtual address range.
|
2015-07-29 18:46:09 +00:00
|
|
|
* @tlb_sync: Ensure any queued TLB invalidation has taken effect, and
|
|
|
|
* any corresponding page table updates are visible to the
|
|
|
|
* IOMMU.
|
2014-11-14 17:16:49 +00:00
|
|
|
*
|
|
|
|
* Note that these can all be called in atomic context and must therefore
|
|
|
|
* not block.
|
|
|
|
*/
|
|
|
|
struct iommu_gather_ops {
|
|
|
|
void (*tlb_flush_all)(void *cookie);
|
2015-12-07 18:18:53 +00:00
|
|
|
void (*tlb_add_flush)(unsigned long iova, size_t size, size_t granule,
|
|
|
|
bool leaf, void *cookie);
|
2014-11-14 17:16:49 +00:00
|
|
|
void (*tlb_sync)(void *cookie);
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct io_pgtable_cfg - Configuration data for a set of page tables.
|
|
|
|
*
|
|
|
|
* @quirks: A bitmap of hardware quirks that require some special
|
|
|
|
* action by the low-level page table allocator.
|
|
|
|
* @pgsize_bitmap: A bitmap of page sizes supported by this set of page
|
|
|
|
* tables.
|
|
|
|
* @ias: Input address (iova) size, in bits.
|
|
|
|
* @oas: Output address (paddr) size, in bits.
|
|
|
|
* @tlb: TLB management callbacks for this set of tables.
|
2015-07-29 18:46:04 +00:00
|
|
|
* @iommu_dev: The device representing the DMA configuration for the
|
|
|
|
* page table walker.
|
2014-11-14 17:16:49 +00:00
|
|
|
*/
|
|
|
|
struct io_pgtable_cfg {
|
2016-02-12 17:09:46 +00:00
|
|
|
/*
|
|
|
|
* IO_PGTABLE_QUIRK_ARM_NS: (ARM formats) Set NS and NSTABLE bits in
|
|
|
|
* stage 1 PTEs, for hardware which insists on validating them
|
|
|
|
* even in non-secure state where they should normally be ignored.
|
|
|
|
*
|
|
|
|
* IO_PGTABLE_QUIRK_NO_PERMS: Ignore the IOMMU_READ, IOMMU_WRITE and
|
|
|
|
* IOMMU_NOEXEC flags and map everything with full access, for
|
|
|
|
* hardware which does not implement the permissions of a given
|
|
|
|
* format, and/or requires some format-specific default value.
|
|
|
|
*
|
|
|
|
* IO_PGTABLE_QUIRK_TLBI_ON_MAP: If the format forbids caching invalid
|
|
|
|
* (unmapped) entries but the hardware might do so anyway, perform
|
|
|
|
* TLB maintenance when mapping as well as when unmapping.
|
iommu/io-pgtable: Add MTK 4GB mode in Short-descriptor
In MT8173, Normally the first 1GB PA is for the HW SRAM and Regs,
so the PA will be 33bits if the dram size is 4GB. We have a
"DRAM 4GB mode" toggle bit for this. If it's enabled, from CPU's
point of view, the dram PA will be from 0x1_00000000~0x1_ffffffff.
In short descriptor, the pagetable descriptor is always 32bit.
Mediatek extend bit9 in the lvl1 and lvl2 pgtable descriptor
as the 4GB mode.
In the 4GB mode, the bit9 must be set, then M4U help add 0x1_00000000
based on the PA in pagetable. Thus the M4U output address to EMI is
always 33bits(the input address is still 32bits).
We add a special quirk for this MTK-4GB mode. And in the standard
spec, Bit9 in the lvl1 is "IMPLEMENTATION DEFINED", while it's AP[2]
in the lvl2, therefore if this quirk is enabled, NO_PERMS is also
expected.
Signed-off-by: Yong Wu <yong.wu@mediatek.com>
Reviewed-by: Robin Murphy <robin.murphy@arm.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>
2016-03-13 22:01:10 +00:00
|
|
|
*
|
|
|
|
* IO_PGTABLE_QUIRK_ARM_MTK_4GB: (ARM v7s format) Set bit 9 in all
|
|
|
|
* PTEs, for Mediatek IOMMUs which treat it as a 33rd address bit
|
|
|
|
* when the SoC is in "4GB mode" and they can only access the high
|
|
|
|
* remap of DRAM (0x1_00000000 to 0x1_ffffffff).
|
2017-06-22 15:53:53 +00:00
|
|
|
*
|
|
|
|
* IO_PGTABLE_QUIRK_NO_DMA: Guarantees that the tables will only ever
|
|
|
|
* be accessed by a fully cache-coherent IOMMU or CPU (e.g. for a
|
|
|
|
* software-emulated IOMMU), such that pagetable updates need not
|
|
|
|
* be treated as explicit DMA data.
|
2016-02-12 17:09:46 +00:00
|
|
|
*/
|
|
|
|
#define IO_PGTABLE_QUIRK_ARM_NS BIT(0)
|
|
|
|
#define IO_PGTABLE_QUIRK_NO_PERMS BIT(1)
|
|
|
|
#define IO_PGTABLE_QUIRK_TLBI_ON_MAP BIT(2)
|
iommu/io-pgtable: Add MTK 4GB mode in Short-descriptor
In MT8173, Normally the first 1GB PA is for the HW SRAM and Regs,
so the PA will be 33bits if the dram size is 4GB. We have a
"DRAM 4GB mode" toggle bit for this. If it's enabled, from CPU's
point of view, the dram PA will be from 0x1_00000000~0x1_ffffffff.
In short descriptor, the pagetable descriptor is always 32bit.
Mediatek extend bit9 in the lvl1 and lvl2 pgtable descriptor
as the 4GB mode.
In the 4GB mode, the bit9 must be set, then M4U help add 0x1_00000000
based on the PA in pagetable. Thus the M4U output address to EMI is
always 33bits(the input address is still 32bits).
We add a special quirk for this MTK-4GB mode. And in the standard
spec, Bit9 in the lvl1 is "IMPLEMENTATION DEFINED", while it's AP[2]
in the lvl2, therefore if this quirk is enabled, NO_PERMS is also
expected.
Signed-off-by: Yong Wu <yong.wu@mediatek.com>
Reviewed-by: Robin Murphy <robin.murphy@arm.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>
2016-03-13 22:01:10 +00:00
|
|
|
#define IO_PGTABLE_QUIRK_ARM_MTK_4GB BIT(3)
|
2017-06-22 15:53:53 +00:00
|
|
|
#define IO_PGTABLE_QUIRK_NO_DMA BIT(4)
|
2016-02-12 17:09:46 +00:00
|
|
|
unsigned long quirks;
|
2014-11-14 17:16:49 +00:00
|
|
|
unsigned long pgsize_bitmap;
|
|
|
|
unsigned int ias;
|
|
|
|
unsigned int oas;
|
|
|
|
const struct iommu_gather_ops *tlb;
|
2015-07-29 18:46:04 +00:00
|
|
|
struct device *iommu_dev;
|
2014-11-14 17:16:49 +00:00
|
|
|
|
|
|
|
/* Low-level data specific to the table format */
|
|
|
|
union {
|
2014-11-14 17:18:23 +00:00
|
|
|
struct {
|
|
|
|
u64 ttbr[2];
|
|
|
|
u64 tcr;
|
|
|
|
u64 mair[2];
|
|
|
|
} arm_lpae_s1_cfg;
|
|
|
|
|
|
|
|
struct {
|
|
|
|
u64 vttbr;
|
|
|
|
u64 vtcr;
|
|
|
|
} arm_lpae_s2_cfg;
|
2016-01-26 17:13:13 +00:00
|
|
|
|
|
|
|
struct {
|
|
|
|
u32 ttbr[2];
|
|
|
|
u32 tcr;
|
|
|
|
u32 nmrr;
|
|
|
|
u32 prrr;
|
|
|
|
} arm_v7s_cfg;
|
2014-11-14 17:16:49 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct io_pgtable_ops - Page table manipulation API for IOMMU drivers.
|
|
|
|
*
|
|
|
|
* @map: Map a physically contiguous memory region.
|
|
|
|
* @unmap: Unmap a physically contiguous memory region.
|
|
|
|
* @iova_to_phys: Translate iova to physical address.
|
|
|
|
*
|
|
|
|
* These functions map directly onto the iommu_ops member functions with
|
|
|
|
* the same names.
|
|
|
|
*/
|
|
|
|
struct io_pgtable_ops {
|
|
|
|
int (*map)(struct io_pgtable_ops *ops, unsigned long iova,
|
|
|
|
phys_addr_t paddr, size_t size, int prot);
|
2018-02-05 17:59:19 +00:00
|
|
|
size_t (*unmap)(struct io_pgtable_ops *ops, unsigned long iova,
|
|
|
|
size_t size);
|
2014-11-14 17:16:49 +00:00
|
|
|
phys_addr_t (*iova_to_phys)(struct io_pgtable_ops *ops,
|
|
|
|
unsigned long iova);
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* alloc_io_pgtable_ops() - Allocate a page table allocator for use by an IOMMU.
|
|
|
|
*
|
|
|
|
* @fmt: The page table format.
|
|
|
|
* @cfg: The page table configuration. This will be modified to represent
|
|
|
|
* the configuration actually provided by the allocator (e.g. the
|
|
|
|
* pgsize_bitmap may be restricted).
|
|
|
|
* @cookie: An opaque token provided by the IOMMU driver and passed back to
|
|
|
|
* the callback routines in cfg->tlb.
|
|
|
|
*/
|
|
|
|
struct io_pgtable_ops *alloc_io_pgtable_ops(enum io_pgtable_fmt fmt,
|
|
|
|
struct io_pgtable_cfg *cfg,
|
|
|
|
void *cookie);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* free_io_pgtable_ops() - Free an io_pgtable_ops structure. The caller
|
|
|
|
* *must* ensure that the page table is no longer
|
|
|
|
* live, but the TLB can be dirty.
|
|
|
|
*
|
|
|
|
* @ops: The ops returned from alloc_io_pgtable_ops.
|
|
|
|
*/
|
|
|
|
void free_io_pgtable_ops(struct io_pgtable_ops *ops);
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Internal structures for page table allocator implementations.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct io_pgtable - Internal structure describing a set of page tables.
|
|
|
|
*
|
|
|
|
* @fmt: The page table format.
|
|
|
|
* @cookie: An opaque token provided by the IOMMU driver and passed back to
|
|
|
|
* any callback routines.
|
|
|
|
* @cfg: A copy of the page table configuration.
|
|
|
|
* @ops: The page table operations in use for this set of page tables.
|
|
|
|
*/
|
|
|
|
struct io_pgtable {
|
|
|
|
enum io_pgtable_fmt fmt;
|
|
|
|
void *cookie;
|
|
|
|
struct io_pgtable_cfg cfg;
|
|
|
|
struct io_pgtable_ops ops;
|
|
|
|
};
|
|
|
|
|
2015-12-04 17:53:01 +00:00
|
|
|
#define io_pgtable_ops_to_pgtable(x) container_of((x), struct io_pgtable, ops)
|
|
|
|
|
2016-01-26 17:13:14 +00:00
|
|
|
static inline void io_pgtable_tlb_flush_all(struct io_pgtable *iop)
|
|
|
|
{
|
|
|
|
iop->cfg.tlb->tlb_flush_all(iop->cookie);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void io_pgtable_tlb_add_flush(struct io_pgtable *iop,
|
|
|
|
unsigned long iova, size_t size, size_t granule, bool leaf)
|
|
|
|
{
|
|
|
|
iop->cfg.tlb->tlb_add_flush(iova, size, granule, leaf, iop->cookie);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void io_pgtable_tlb_sync(struct io_pgtable *iop)
|
|
|
|
{
|
2017-07-06 16:55:31 +00:00
|
|
|
iop->cfg.tlb->tlb_sync(iop->cookie);
|
2016-01-26 17:13:14 +00:00
|
|
|
}
|
|
|
|
|
2014-11-14 17:16:49 +00:00
|
|
|
/**
|
|
|
|
* struct io_pgtable_init_fns - Alloc/free a set of page tables for a
|
|
|
|
* particular format.
|
|
|
|
*
|
|
|
|
* @alloc: Allocate a set of page tables described by cfg.
|
|
|
|
* @free: Free the page tables associated with iop.
|
|
|
|
*/
|
|
|
|
struct io_pgtable_init_fns {
|
|
|
|
struct io_pgtable *(*alloc)(struct io_pgtable_cfg *cfg, void *cookie);
|
|
|
|
void (*free)(struct io_pgtable *iop);
|
|
|
|
};
|
|
|
|
|
2015-08-13 10:01:10 +00:00
|
|
|
extern struct io_pgtable_init_fns io_pgtable_arm_32_lpae_s1_init_fns;
|
|
|
|
extern struct io_pgtable_init_fns io_pgtable_arm_32_lpae_s2_init_fns;
|
|
|
|
extern struct io_pgtable_init_fns io_pgtable_arm_64_lpae_s1_init_fns;
|
|
|
|
extern struct io_pgtable_init_fns io_pgtable_arm_64_lpae_s2_init_fns;
|
2016-01-26 17:13:13 +00:00
|
|
|
extern struct io_pgtable_init_fns io_pgtable_arm_v7s_init_fns;
|
2015-08-13 10:01:10 +00:00
|
|
|
|
2014-11-14 17:16:49 +00:00
|
|
|
#endif /* __IO_PGTABLE_H */
|