2008-08-05 15:14:15 +00:00
|
|
|
/* arch/arm/mach-s3c2410/include/mach/regs-power.h
|
2006-09-14 12:29:15 +00:00
|
|
|
*
|
2009-11-13 22:54:13 +00:00
|
|
|
* Copyright (c) 2003-2006 Simtec Electronics <linux@simtec.co.uk>
|
|
|
|
|
* http://armlinux.simtec.co.uk/
|
2006-09-14 12:29:15 +00:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* S3C24XX power control register definitions
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __ASM_ARM_REGS_PWR
|
|
|
|
|
#define __ASM_ARM_REGS_PWR __FILE__
|
|
|
|
|
|
|
|
|
|
#define S3C24XX_PWRREG(x) ((x) + S3C24XX_VA_CLKPWR)
|
|
|
|
|
|
|
|
|
|
#define S3C2412_PWRMODECON S3C24XX_PWRREG(0x20)
|
|
|
|
|
#define S3C2412_PWRCFG S3C24XX_PWRREG(0x24)
|
|
|
|
|
|
2007-09-30 08:56:13 +00:00
|
|
|
#define S3C2412_INFORM0 S3C24XX_PWRREG(0x70)
|
|
|
|
|
#define S3C2412_INFORM1 S3C24XX_PWRREG(0x74)
|
|
|
|
|
#define S3C2412_INFORM2 S3C24XX_PWRREG(0x78)
|
|
|
|
|
#define S3C2412_INFORM3 S3C24XX_PWRREG(0x7C)
|
|
|
|
|
|
2007-12-23 02:09:28 +00:00
|
|
|
#define S3C2412_PWRCFG_BATF_IRQ (1<<0)
|
|
|
|
|
#define S3C2412_PWRCFG_BATF_IGNORE (2<<0)
|
2006-09-14 12:29:15 +00:00
|
|
|
#define S3C2412_PWRCFG_BATF_SLEEP (3<<0)
|
|
|
|
|
#define S3C2412_PWRCFG_BATF_MASK (3<<0)
|
|
|
|
|
|
|
|
|
|
#define S3C2412_PWRCFG_STANDBYWFI_IGNORE (0<<6)
|
|
|
|
|
#define S3C2412_PWRCFG_STANDBYWFI_IDLE (1<<6)
|
|
|
|
|
#define S3C2412_PWRCFG_STANDBYWFI_STOP (2<<6)
|
|
|
|
|
#define S3C2412_PWRCFG_STANDBYWFI_SLEEP (3<<6)
|
|
|
|
|
#define S3C2412_PWRCFG_STANDBYWFI_MASK (3<<6)
|
|
|
|
|
|
|
|
|
|
#define S3C2412_PWRCFG_RTC_MASKIRQ (1<<8)
|
|
|
|
|
#define S3C2412_PWRCFG_NAND_NORST (1<<9)
|
|
|
|
|
|
|
|
|
|
#endif /* __ASM_ARM_REGS_PWR */
|
