License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 14:07:57 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2009-05-23 21:58:30 +00:00
|
|
|
/*
|
|
|
|
|
* Goramo MultiLink router platform code
|
|
|
|
|
* Copyright (C) 2006-2009 Krzysztof Halasa <khc@pm.waw.pl>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/delay.h>
|
2014-03-23 00:34:16 +00:00
|
|
|
#include <linux/gpio.h>
|
2009-05-23 21:58:30 +00:00
|
|
|
#include <linux/hdlc.h>
|
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
#include <linux/irq.h>
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
#include <linux/serial_8250.h>
|
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
#include <asm/mach/flash.h>
|
|
|
|
|
#include <asm/mach/pci.h>
|
2012-09-01 16:28:14 +00:00
|
|
|
#include <asm/system_info.h>
|
2009-05-23 21:58:30 +00:00
|
|
|
|
|
|
|
|
#define SLOT_ETHA 0x0B /* IDSEL = AD21 */
|
|
|
|
|
#define SLOT_ETHB 0x0C /* IDSEL = AD20 */
|
|
|
|
|
#define SLOT_MPCI 0x0D /* IDSEL = AD19 */
|
|
|
|
|
#define SLOT_NEC 0x0E /* IDSEL = AD18 */
|
|
|
|
|
|
|
|
|
|
/* GPIO lines */
|
|
|
|
|
#define GPIO_SCL 0
|
|
|
|
|
#define GPIO_SDA 1
|
|
|
|
|
#define GPIO_STR 2
|
2009-11-17 17:48:23 +00:00
|
|
|
#define GPIO_IRQ_NEC 3
|
|
|
|
|
#define GPIO_IRQ_ETHA 4
|
|
|
|
|
#define GPIO_IRQ_ETHB 5
|
2009-05-23 21:58:30 +00:00
|
|
|
#define GPIO_HSS0_DCD_N 6
|
|
|
|
|
#define GPIO_HSS1_DCD_N 7
|
2009-11-17 17:48:23 +00:00
|
|
|
#define GPIO_UART0_DCD 8
|
|
|
|
|
#define GPIO_UART1_DCD 9
|
2009-05-23 21:58:30 +00:00
|
|
|
#define GPIO_HSS0_CTS_N 10
|
|
|
|
|
#define GPIO_HSS1_CTS_N 11
|
2009-11-17 17:48:23 +00:00
|
|
|
#define GPIO_IRQ_MPCI 12
|
2009-05-23 21:58:30 +00:00
|
|
|
#define GPIO_HSS1_RTS_N 13
|
|
|
|
|
#define GPIO_HSS0_RTS_N 14
|
2009-11-17 17:48:23 +00:00
|
|
|
/* GPIO15 is not connected */
|
2009-05-23 21:58:30 +00:00
|
|
|
|
|
|
|
|
/* Control outputs from 74HC4094 */
|
|
|
|
|
#define CONTROL_HSS0_CLK_INT 0
|
|
|
|
|
#define CONTROL_HSS1_CLK_INT 1
|
|
|
|
|
#define CONTROL_HSS0_DTR_N 2
|
|
|
|
|
#define CONTROL_HSS1_DTR_N 3
|
|
|
|
|
#define CONTROL_EXT 4
|
|
|
|
|
#define CONTROL_AUTO_RESET 5
|
|
|
|
|
#define CONTROL_PCI_RESET_N 6
|
|
|
|
|
#define CONTROL_EEPROM_WC_N 7
|
|
|
|
|
|
|
|
|
|
/* offsets from start of flash ROM = 0x50000000 */
|
|
|
|
|
#define CFG_ETH0_ADDRESS 0x40 /* 6 bytes */
|
|
|
|
|
#define CFG_ETH1_ADDRESS 0x46 /* 6 bytes */
|
|
|
|
|
#define CFG_REV 0x4C /* u32 */
|
|
|
|
|
#define CFG_SDRAM_SIZE 0x50 /* u32 */
|
|
|
|
|
#define CFG_SDRAM_CONF 0x54 /* u32 */
|
|
|
|
|
#define CFG_SDRAM_MODE 0x58 /* u32 */
|
|
|
|
|
#define CFG_SDRAM_REFRESH 0x5C /* u32 */
|
|
|
|
|
|
|
|
|
|
#define CFG_HW_BITS 0x60 /* u32 */
|
|
|
|
|
#define CFG_HW_USB_PORTS 0x00000007 /* 0 = no NEC chip, 1-5 = ports # */
|
|
|
|
|
#define CFG_HW_HAS_PCI_SLOT 0x00000008
|
|
|
|
|
#define CFG_HW_HAS_ETH0 0x00000010
|
|
|
|
|
#define CFG_HW_HAS_ETH1 0x00000020
|
|
|
|
|
#define CFG_HW_HAS_HSS0 0x00000040
|
|
|
|
|
#define CFG_HW_HAS_HSS1 0x00000080
|
|
|
|
|
#define CFG_HW_HAS_UART0 0x00000100
|
|
|
|
|
#define CFG_HW_HAS_UART1 0x00000200
|
|
|
|
|
#define CFG_HW_HAS_EEPROM 0x00000400
|
|
|
|
|
|
|
|
|
|
#define FLASH_CMD_READ_ARRAY 0xFF
|
|
|
|
|
#define FLASH_CMD_READ_ID 0x90
|
|
|
|
|
#define FLASH_SER_OFF 0x102 /* 0x81 in 16-bit mode */
|
|
|
|
|
|
|
|
|
|
static u32 hw_bits = 0xFFFFFFFD; /* assume all hardware present */;
|
|
|
|
|
static u8 control_value;
|
|
|
|
|
|
i2c: gpio: Convert to use descriptors
This converts the GPIO-based I2C-driver to using GPIO
descriptors instead of the old global numberspace-based
GPIO interface. We:
- Convert the driver to unconditionally grab two GPIOs
from the device by index 0 (SDA) and 1 (SCL) which
will work fine with device tree and descriptor tables.
The existing device trees will continue to work just
like before, but without any roundtrip through the
global numberspace.
- Brutally convert all boardfiles still passing global
GPIOs by registering descriptor tables associated with
the devices instead so this driver does not need to keep
supporting passing any GPIO numbers as platform data.
There is no stepwise approach as elegant as this, I
strongly prefer this big hammer over any antsteps for this
conversion. This way the old GPIO numbers go away and
NEVER COME BACK.
Special conversion for the different boards utilizing
I2C-GPIO:
- EP93xx (arch/arm/mach-ep93xx): pretty straight forward as
all boards were using the same two GPIO lines, just define
these two in a lookup table for "i2c-gpio" and register
these along with the device. None of them define any
other platform data so just pass NULL as platform data.
This platform selects GPIOLIB so all should be smooth.
The pins appear on a gpiochip for bank "G" as pins 1 (SDA)
and 0 (SCL).
- IXP4 (arch/arm/mach-ixp4): descriptor tables have to
be registered for each board separately. They all use
"IXP4XX_GPIO_CHIP" so it is pretty straight forward.
Most board define no other platform data than SCL/SDA
so they can drop the #include of <linux/i2c-gpio.h> and
assign NULL to platform data.
The "goramo_mlr" (Goramo Multilink Router) board is a bit
worrisome: it implements its own I2C bit-banging in the
board file, and optionally registers an I2C serial port,
but claims the same GPIO lines for itself in the board file.
This is not going to work: there will be competition for the
GPIO lines, so delete the optional extra I2C bus instead, no
I2C devices are registered on it anyway, there are just hints
that it may contain an EEPROM that may be accessed from
userspace. This needs to be fixed up properly by the serial
clock using I2C emulation so drop a note in the code.
- KS8695 board acs5k (arch/arm/mach-ks8695/board-acs5.c)
has some platform data in addition to the pins so it needs to
be kept around sans GPIO lines. Its GPIO chip is named
"KS8695" and the arch selects GPIOLIB.
- PXA boards (arch/arm/mach-pxa/*) use some of the platform
data so it needs to be preserved here. The viper board even
registers two GPIO I2Cs. The gpiochip is named "gpio-pxa" and
the arch selects GPIOLIB.
- SA1100 Simpad (arch/arm/mach-sa1100/simpad.c) defines a GPIO
I2C bus, and the arch selects GPIOLIB.
- Blackfin boards (arch/blackfin/bf533 etc) for these I assume
their I2C GPIOs refer to the local gpiochip defined in
arch/blackfin/kernel/bfin_gpio.c names "BFIN-GPIO".
The arch selects GPIOLIB. The boards get spiked with
IF_ENABLED(I2C_GPIO) but that is a side effect of it
being like that already (I would just have Kconfig select
I2C_GPIO and get rid of them all.) I also delete any
platform data set to 0 as it will get that value anyway
from static declartions of platform data.
- The MIPS selects GPIOLIB and the Alchemy machine is using
two local GPIO chips, one of them has a GPIO I2C. We need
to adjust the local offset from the global number space here.
The ATH79 has a proper GPIO driver in drivers/gpio/gpio-ath79.c
and AFAICT the chip is named "ath79-gpio" and the PB44
PCF857x expander spawns from this on GPIO 1 and 0. The latter
board only use the platform data to specify pins so it can be
cut altogether after this.
- The MFD Silicon Motion SM501 is a special case. It dynamically
spawns an I2C bus off the MFD using sm501_create_subdev().
We use an approach to dynamically create a machine descriptor
table and attach this to the "SM501-LOW" or "SM501-HIGH"
gpiochip. We use chip-local offsets to grab the right lines.
We can get rid of two local static inline helpers as part
of this refactoring.
Cc: Steven Miao <realmz6@gmail.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: Guenter Roeck <linux@roeck-us.net>
Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
Cc: Magnus Damm <magnus.damm@gmail.com>
Cc: Ben Dooks <ben.dooks@codethink.co.uk>
Cc: Heiko Schocher <hs@denx.de>
Acked-by: Wu, Aaron <Aaron.Wu@analog.com>
Acked-by: Olof Johansson <olof@lixom.net>
Acked-by: Lee Jones <lee.jones@linaro.org>
Acked-by: Ralf Baechle <ralf@linux-mips.org>
Tested-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2017-09-09 23:30:46 +00:00
|
|
|
/*
|
|
|
|
|
* FIXME: this is reimplementing I2C bit-bangining. Move this
|
|
|
|
|
* over to using driver/i2c/busses/i2c-gpio.c like all other boards
|
|
|
|
|
* and register proper I2C device(s) on the bus for this. (See
|
|
|
|
|
* other IXP4xx boards for examples.)
|
|
|
|
|
*/
|
2009-05-23 21:58:30 +00:00
|
|
|
static void set_scl(u8 value)
|
|
|
|
|
{
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_set_value(GPIO_SCL, !!value);
|
2009-05-23 21:58:30 +00:00
|
|
|
udelay(3);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void set_sda(u8 value)
|
|
|
|
|
{
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_set_value(GPIO_SDA, !!value);
|
2009-05-23 21:58:30 +00:00
|
|
|
udelay(3);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void set_str(u8 value)
|
|
|
|
|
{
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_set_value(GPIO_STR, !!value);
|
2009-05-23 21:58:30 +00:00
|
|
|
udelay(3);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void set_control(int line, int value)
|
|
|
|
|
{
|
|
|
|
|
if (value)
|
|
|
|
|
control_value |= (1 << line);
|
|
|
|
|
else
|
|
|
|
|
control_value &= ~(1 << line);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static void output_control(void)
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_direction_output(GPIO_SCL, 1);
|
|
|
|
|
gpio_direction_output(GPIO_SDA, 1);
|
2009-05-23 21:58:30 +00:00
|
|
|
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
|
set_scl(0);
|
|
|
|
|
set_sda(control_value & (0x80 >> i)); /* MSB first */
|
|
|
|
|
set_scl(1); /* active edge */
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
set_str(1);
|
|
|
|
|
set_str(0);
|
|
|
|
|
|
|
|
|
|
set_scl(0);
|
|
|
|
|
set_sda(1); /* Be ready for START */
|
|
|
|
|
set_scl(1);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static void (*set_carrier_cb_tab[2])(void *pdev, int carrier);
|
|
|
|
|
|
|
|
|
|
static int hss_set_clock(int port, unsigned int clock_type)
|
|
|
|
|
{
|
|
|
|
|
int ctrl_int = port ? CONTROL_HSS1_CLK_INT : CONTROL_HSS0_CLK_INT;
|
|
|
|
|
|
|
|
|
|
switch (clock_type) {
|
|
|
|
|
case CLOCK_DEFAULT:
|
|
|
|
|
case CLOCK_EXT:
|
|
|
|
|
set_control(ctrl_int, 0);
|
|
|
|
|
output_control();
|
|
|
|
|
return CLOCK_EXT;
|
|
|
|
|
|
|
|
|
|
case CLOCK_INT:
|
|
|
|
|
set_control(ctrl_int, 1);
|
|
|
|
|
output_control();
|
|
|
|
|
return CLOCK_INT;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static irqreturn_t hss_dcd_irq(int irq, void *pdev)
|
|
|
|
|
{
|
2014-03-23 00:34:16 +00:00
|
|
|
int port = (irq == IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N));
|
|
|
|
|
int i = gpio_get_value(port ? GPIO_HSS1_DCD_N : GPIO_HSS0_DCD_N);
|
2009-05-23 21:58:30 +00:00
|
|
|
set_carrier_cb_tab[port](pdev, !i);
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static int hss_open(int port, void *pdev,
|
|
|
|
|
void (*set_carrier_cb)(void *pdev, int carrier))
|
|
|
|
|
{
|
|
|
|
|
int i, irq;
|
|
|
|
|
|
|
|
|
|
if (!port)
|
2009-11-17 17:48:23 +00:00
|
|
|
irq = IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N);
|
2009-05-23 21:58:30 +00:00
|
|
|
else
|
2009-11-17 17:48:23 +00:00
|
|
|
irq = IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N);
|
2009-05-23 21:58:30 +00:00
|
|
|
|
2014-03-23 00:34:16 +00:00
|
|
|
i = gpio_get_value(port ? GPIO_HSS1_DCD_N : GPIO_HSS0_DCD_N);
|
2009-05-23 21:58:30 +00:00
|
|
|
set_carrier_cb(pdev, !i);
|
|
|
|
|
|
|
|
|
|
set_carrier_cb_tab[!!port] = set_carrier_cb;
|
|
|
|
|
|
|
|
|
|
if ((i = request_irq(irq, hss_dcd_irq, 0, "IXP4xx HSS", pdev)) != 0) {
|
|
|
|
|
printk(KERN_ERR "ixp4xx_hss: failed to request IRQ%i (%i)\n",
|
|
|
|
|
irq, i);
|
|
|
|
|
return i;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
set_control(port ? CONTROL_HSS1_DTR_N : CONTROL_HSS0_DTR_N, 0);
|
|
|
|
|
output_control();
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_set_value(port ? GPIO_HSS1_RTS_N : GPIO_HSS0_RTS_N, 0);
|
2009-05-23 21:58:30 +00:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void hss_close(int port, void *pdev)
|
|
|
|
|
{
|
2009-11-17 17:48:23 +00:00
|
|
|
free_irq(port ? IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N) :
|
|
|
|
|
IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N), pdev);
|
2009-05-23 21:58:30 +00:00
|
|
|
set_carrier_cb_tab[!!port] = NULL; /* catch bugs */
|
|
|
|
|
|
|
|
|
|
set_control(port ? CONTROL_HSS1_DTR_N : CONTROL_HSS0_DTR_N, 1);
|
|
|
|
|
output_control();
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_set_value(port ? GPIO_HSS1_RTS_N : GPIO_HSS0_RTS_N, 1);
|
2009-05-23 21:58:30 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Flash memory */
|
|
|
|
|
static struct flash_platform_data flash_data = {
|
|
|
|
|
.map_name = "cfi_probe",
|
|
|
|
|
.width = 2,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct resource flash_resource = {
|
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device device_flash = {
|
|
|
|
|
.name = "IXP4XX-Flash",
|
|
|
|
|
.id = 0,
|
|
|
|
|
.dev = { .platform_data = &flash_data },
|
|
|
|
|
.num_resources = 1,
|
|
|
|
|
.resource = &flash_resource,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* IXP425 2 UART ports */
|
|
|
|
|
static struct resource uart_resources[] = {
|
|
|
|
|
{
|
|
|
|
|
.start = IXP4XX_UART1_BASE_PHYS,
|
|
|
|
|
.end = IXP4XX_UART1_BASE_PHYS + 0x0fff,
|
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.start = IXP4XX_UART2_BASE_PHYS,
|
|
|
|
|
.end = IXP4XX_UART2_BASE_PHYS + 0x0fff,
|
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct plat_serial8250_port uart_data[] = {
|
|
|
|
|
{
|
|
|
|
|
.mapbase = IXP4XX_UART1_BASE_PHYS,
|
|
|
|
|
.membase = (char __iomem *)IXP4XX_UART1_BASE_VIRT +
|
|
|
|
|
REG_OFFSET,
|
|
|
|
|
.irq = IRQ_IXP4XX_UART1,
|
|
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
|
|
|
|
|
.iotype = UPIO_MEM,
|
|
|
|
|
.regshift = 2,
|
|
|
|
|
.uartclk = IXP4XX_UART_XTAL,
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.mapbase = IXP4XX_UART2_BASE_PHYS,
|
|
|
|
|
.membase = (char __iomem *)IXP4XX_UART2_BASE_VIRT +
|
|
|
|
|
REG_OFFSET,
|
|
|
|
|
.irq = IRQ_IXP4XX_UART2,
|
|
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
|
|
|
|
|
.iotype = UPIO_MEM,
|
|
|
|
|
.regshift = 2,
|
|
|
|
|
.uartclk = IXP4XX_UART_XTAL,
|
|
|
|
|
},
|
|
|
|
|
{ },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device device_uarts = {
|
|
|
|
|
.name = "serial8250",
|
|
|
|
|
.id = PLAT8250_DEV_PLATFORM,
|
|
|
|
|
.dev.platform_data = uart_data,
|
|
|
|
|
.num_resources = 2,
|
|
|
|
|
.resource = uart_resources,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Built-in 10/100 Ethernet MAC interfaces */
|
|
|
|
|
static struct eth_plat_info eth_plat[] = {
|
|
|
|
|
{
|
|
|
|
|
.phy = 0,
|
|
|
|
|
.rxq = 3,
|
|
|
|
|
.txreadyq = 32,
|
|
|
|
|
}, {
|
|
|
|
|
.phy = 1,
|
|
|
|
|
.rxq = 4,
|
|
|
|
|
.txreadyq = 33,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device device_eth_tab[] = {
|
|
|
|
|
{
|
|
|
|
|
.name = "ixp4xx_eth",
|
|
|
|
|
.id = IXP4XX_ETH_NPEB,
|
|
|
|
|
.dev.platform_data = eth_plat,
|
|
|
|
|
}, {
|
|
|
|
|
.name = "ixp4xx_eth",
|
|
|
|
|
.id = IXP4XX_ETH_NPEC,
|
|
|
|
|
.dev.platform_data = eth_plat + 1,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* IXP425 2 synchronous serial ports */
|
|
|
|
|
static struct hss_plat_info hss_plat[] = {
|
|
|
|
|
{
|
|
|
|
|
.set_clock = hss_set_clock,
|
|
|
|
|
.open = hss_open,
|
|
|
|
|
.close = hss_close,
|
|
|
|
|
.txreadyq = 34,
|
|
|
|
|
}, {
|
|
|
|
|
.set_clock = hss_set_clock,
|
|
|
|
|
.open = hss_open,
|
|
|
|
|
.close = hss_close,
|
|
|
|
|
.txreadyq = 35,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_device device_hss_tab[] = {
|
|
|
|
|
{
|
|
|
|
|
.name = "ixp4xx_hss",
|
|
|
|
|
.id = 0,
|
|
|
|
|
.dev.platform_data = hss_plat,
|
|
|
|
|
}, {
|
|
|
|
|
.name = "ixp4xx_hss",
|
|
|
|
|
.id = 1,
|
|
|
|
|
.dev.platform_data = hss_plat + 1,
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
2012-09-02 17:23:27 +00:00
|
|
|
static struct platform_device *device_tab[7] __initdata = {
|
2009-05-23 21:58:30 +00:00
|
|
|
&device_flash, /* index 0 */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static inline u8 __init flash_readb(u8 __iomem *flash, u32 addr)
|
|
|
|
|
{
|
|
|
|
|
#ifdef __ARMEB__
|
|
|
|
|
return __raw_readb(flash + addr);
|
|
|
|
|
#else
|
|
|
|
|
return __raw_readb(flash + (addr ^ 3));
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline u16 __init flash_readw(u8 __iomem *flash, u32 addr)
|
|
|
|
|
{
|
|
|
|
|
#ifdef __ARMEB__
|
|
|
|
|
return __raw_readw(flash + addr);
|
|
|
|
|
#else
|
|
|
|
|
return __raw_readw(flash + (addr ^ 2));
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init gmlr_init(void)
|
|
|
|
|
{
|
|
|
|
|
u8 __iomem *flash;
|
|
|
|
|
int i, devices = 1; /* flash */
|
|
|
|
|
|
|
|
|
|
ixp4xx_sys_init();
|
|
|
|
|
|
|
|
|
|
if ((flash = ioremap(IXP4XX_EXP_BUS_BASE_PHYS, 0x80)) == NULL)
|
|
|
|
|
printk(KERN_ERR "goramo-mlr: unable to access system"
|
|
|
|
|
" configuration data\n");
|
|
|
|
|
else {
|
|
|
|
|
system_rev = __raw_readl(flash + CFG_REV);
|
|
|
|
|
hw_bits = __raw_readl(flash + CFG_HW_BITS);
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < ETH_ALEN; i++) {
|
|
|
|
|
eth_plat[0].hwaddr[i] =
|
|
|
|
|
flash_readb(flash, CFG_ETH0_ADDRESS + i);
|
|
|
|
|
eth_plat[1].hwaddr[i] =
|
|
|
|
|
flash_readb(flash, CFG_ETH1_ADDRESS + i);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
__raw_writew(FLASH_CMD_READ_ID, flash);
|
|
|
|
|
system_serial_high = flash_readw(flash, FLASH_SER_OFF);
|
|
|
|
|
system_serial_high <<= 16;
|
|
|
|
|
system_serial_high |= flash_readw(flash, FLASH_SER_OFF + 2);
|
|
|
|
|
system_serial_low = flash_readw(flash, FLASH_SER_OFF + 4);
|
|
|
|
|
system_serial_low <<= 16;
|
|
|
|
|
system_serial_low |= flash_readw(flash, FLASH_SER_OFF + 6);
|
|
|
|
|
__raw_writew(FLASH_CMD_READ_ARRAY, flash);
|
|
|
|
|
|
|
|
|
|
iounmap(flash);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
switch (hw_bits & (CFG_HW_HAS_UART0 | CFG_HW_HAS_UART1)) {
|
|
|
|
|
case CFG_HW_HAS_UART0:
|
|
|
|
|
memset(&uart_data[1], 0, sizeof(uart_data[1]));
|
|
|
|
|
device_uarts.num_resources = 1;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case CFG_HW_HAS_UART1:
|
|
|
|
|
device_uarts.dev.platform_data = &uart_data[1];
|
|
|
|
|
device_uarts.resource = &uart_resources[1];
|
|
|
|
|
device_uarts.num_resources = 1;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
if (hw_bits & (CFG_HW_HAS_UART0 | CFG_HW_HAS_UART1))
|
|
|
|
|
device_tab[devices++] = &device_uarts; /* max index 1 */
|
|
|
|
|
|
|
|
|
|
if (hw_bits & CFG_HW_HAS_ETH0)
|
|
|
|
|
device_tab[devices++] = &device_eth_tab[0]; /* max index 2 */
|
|
|
|
|
if (hw_bits & CFG_HW_HAS_ETH1)
|
|
|
|
|
device_tab[devices++] = &device_eth_tab[1]; /* max index 3 */
|
|
|
|
|
|
|
|
|
|
if (hw_bits & CFG_HW_HAS_HSS0)
|
|
|
|
|
device_tab[devices++] = &device_hss_tab[0]; /* max index 4 */
|
|
|
|
|
if (hw_bits & CFG_HW_HAS_HSS1)
|
|
|
|
|
device_tab[devices++] = &device_hss_tab[1]; /* max index 5 */
|
|
|
|
|
|
2014-03-23 00:34:16 +00:00
|
|
|
gpio_request(GPIO_SCL, "SCL/clock");
|
|
|
|
|
gpio_request(GPIO_SDA, "SDA/data");
|
|
|
|
|
gpio_request(GPIO_STR, "strobe");
|
|
|
|
|
gpio_request(GPIO_HSS0_RTS_N, "HSS0 RTS");
|
|
|
|
|
gpio_request(GPIO_HSS1_RTS_N, "HSS1 RTS");
|
|
|
|
|
gpio_request(GPIO_HSS0_DCD_N, "HSS0 DCD");
|
|
|
|
|
gpio_request(GPIO_HSS1_DCD_N, "HSS1 DCD");
|
|
|
|
|
|
|
|
|
|
gpio_direction_output(GPIO_SCL, 1);
|
|
|
|
|
gpio_direction_output(GPIO_SDA, 1);
|
|
|
|
|
gpio_direction_output(GPIO_STR, 0);
|
|
|
|
|
gpio_direction_output(GPIO_HSS0_RTS_N, 1);
|
|
|
|
|
gpio_direction_output(GPIO_HSS1_RTS_N, 1);
|
|
|
|
|
gpio_direction_input(GPIO_HSS0_DCD_N);
|
|
|
|
|
gpio_direction_input(GPIO_HSS1_DCD_N);
|
2011-03-24 12:25:22 +00:00
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_HSS0_DCD_N), IRQ_TYPE_EDGE_BOTH);
|
|
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_HSS1_DCD_N), IRQ_TYPE_EDGE_BOTH);
|
2009-05-23 21:58:30 +00:00
|
|
|
|
|
|
|
|
set_control(CONTROL_HSS0_DTR_N, 1);
|
|
|
|
|
set_control(CONTROL_HSS1_DTR_N, 1);
|
|
|
|
|
set_control(CONTROL_EEPROM_WC_N, 1);
|
|
|
|
|
set_control(CONTROL_PCI_RESET_N, 1);
|
|
|
|
|
output_control();
|
|
|
|
|
|
|
|
|
|
msleep(1); /* Wait for PCI devices to initialize */
|
|
|
|
|
|
|
|
|
|
flash_resource.start = IXP4XX_EXP_BUS_BASE(0);
|
|
|
|
|
flash_resource.end = IXP4XX_EXP_BUS_BASE(0) + ixp4xx_exp_bus_size - 1;
|
|
|
|
|
|
|
|
|
|
platform_add_devices(device_tab, devices);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
static void __init gmlr_pci_preinit(void)
|
|
|
|
|
{
|
2011-03-24 12:25:22 +00:00
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHA), IRQ_TYPE_LEVEL_LOW);
|
|
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHB), IRQ_TYPE_LEVEL_LOW);
|
|
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_NEC), IRQ_TYPE_LEVEL_LOW);
|
|
|
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(GPIO_IRQ_MPCI), IRQ_TYPE_LEVEL_LOW);
|
2009-05-23 21:58:30 +00:00
|
|
|
ixp4xx_pci_preinit();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init gmlr_pci_postinit(void)
|
|
|
|
|
{
|
|
|
|
|
if ((hw_bits & CFG_HW_USB_PORTS) >= 2 &&
|
|
|
|
|
(hw_bits & CFG_HW_USB_PORTS) < 5) {
|
|
|
|
|
/* need to adjust number of USB ports on NEC chip */
|
|
|
|
|
u32 value, addr = BIT(32 - SLOT_NEC) | 0xE0;
|
|
|
|
|
if (!ixp4xx_pci_read(addr, NP_CMD_CONFIGREAD, &value)) {
|
|
|
|
|
value &= ~7;
|
|
|
|
|
value |= (hw_bits & CFG_HW_USB_PORTS);
|
|
|
|
|
ixp4xx_pci_write(addr, NP_CMD_CONFIGWRITE, value);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2011-06-10 14:30:21 +00:00
|
|
|
static int __init gmlr_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2009-05-23 21:58:30 +00:00
|
|
|
{
|
|
|
|
|
switch(slot) {
|
2009-11-17 17:48:23 +00:00
|
|
|
case SLOT_ETHA: return IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHA);
|
|
|
|
|
case SLOT_ETHB: return IXP4XX_GPIO_IRQ(GPIO_IRQ_ETHB);
|
|
|
|
|
case SLOT_NEC: return IXP4XX_GPIO_IRQ(GPIO_IRQ_NEC);
|
|
|
|
|
default: return IXP4XX_GPIO_IRQ(GPIO_IRQ_MPCI);
|
2009-05-23 21:58:30 +00:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static struct hw_pci gmlr_hw_pci __initdata = {
|
|
|
|
|
.nr_controllers = 1,
|
2012-03-10 12:49:16 +00:00
|
|
|
.ops = &ixp4xx_ops,
|
2009-05-23 21:58:30 +00:00
|
|
|
.preinit = gmlr_pci_preinit,
|
|
|
|
|
.postinit = gmlr_pci_postinit,
|
|
|
|
|
.setup = ixp4xx_setup,
|
|
|
|
|
.map_irq = gmlr_map_irq,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int __init gmlr_pci_init(void)
|
|
|
|
|
{
|
|
|
|
|
if (machine_is_goramo_mlr() &&
|
|
|
|
|
(hw_bits & (CFG_HW_USB_PORTS | CFG_HW_HAS_PCI_SLOT)))
|
|
|
|
|
pci_common_init(&gmlr_hw_pci);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
subsys_initcall(gmlr_pci_init);
|
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MACHINE_START(GORAMO_MLR, "MultiLink")
|
|
|
|
|
/* Maintainer: Krzysztof Halasa */
|
|
|
|
|
.map_io = ixp4xx_map_io,
|
2012-03-06 21:01:53 +00:00
|
|
|
.init_early = ixp4xx_init_early,
|
2009-05-23 21:58:30 +00:00
|
|
|
.init_irq = ixp4xx_init_irq,
|
2012-11-08 19:40:59 +00:00
|
|
|
.init_time = ixp4xx_timer_init,
|
2011-07-06 02:38:13 +00:00
|
|
|
.atag_offset = 0x100,
|
2009-05-23 21:58:30 +00:00
|
|
|
.init_machine = gmlr_init,
|
2011-07-06 02:28:09 +00:00
|
|
|
#if defined(CONFIG_PCI)
|
|
|
|
|
.dma_zone_size = SZ_64M,
|
|
|
|
|
#endif
|
2011-11-05 12:10:55 +00:00
|
|
|
.restart = ixp4xx_restart,
|
2009-05-23 21:58:30 +00:00
|
|
|
MACHINE_END
|
