2019-05-19 12:07:45 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2012-11-26 09:16:10 +00:00
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
menuconfig NET_DSA
|
2015-03-21 01:31:03 +00:00
|
|
|
tristate "Distributed Switch Architecture"
|
2017-11-11 15:29:41 +00:00
|
|
|
depends on BRIDGE || BRIDGE=n
|
2021-02-20 05:12:21 +00:00
|
|
|
depends on HSR || HSR=n
|
2021-03-19 15:46:30 +00:00
|
|
|
depends on INET && NETDEVICES
|
2020-04-21 13:41:08 +00:00
|
|
|
select GRO_CELLS
|
2017-01-09 21:49:26 +00:00
|
|
|
select NET_SWITCHDEV
|
2018-05-10 20:17:32 +00:00
|
|
|
select PHYLINK
|
2019-03-24 10:14:38 +00:00
|
|
|
select NET_DEVLINK
|
2021-04-28 13:09:46 +00:00
|
|
|
imply NET_SELFTESTS
|
2020-06-13 16:50:22 +00:00
|
|
|
help
|
2015-03-21 01:31:03 +00:00
|
|
|
Say Y if you want to enable support for the hardware switches supported
|
|
|
|
|
by the Distributed Switch Architecture.
|
net: Distributed Switch Architecture protocol support
Distributed Switch Architecture is a protocol for managing hardware
switch chips. It consists of a set of MII management registers and
commands to configure the switch, and an ethernet header format to
signal which of the ports of the switch a packet was received from
or is intended to be sent to.
The switches that this driver supports are typically embedded in
access points and routers, and a typical setup with a DSA switch
looks something like this:
+-----------+ +-----------+
| | RGMII | |
| +-------+ +------ 1000baseT MDI ("WAN")
| | | 6-port +------ 1000baseT MDI ("LAN1")
| CPU | | ethernet +------ 1000baseT MDI ("LAN2")
| |MIImgmt| switch +------ 1000baseT MDI ("LAN3")
| +-------+ w/5 PHYs +------ 1000baseT MDI ("LAN4")
| | | |
+-----------+ +-----------+
The switch driver presents each port on the switch as a separate
network interface to Linux, polls the switch to maintain software
link state of those ports, forwards MII management interface
accesses to those network interfaces (e.g. as done by ethtool) to
the switch, and exposes the switch's hardware statistics counters
via the appropriate Linux kernel interfaces.
This initial patch supports the MII management interface register
layout of the Marvell 88E6123, 88E6161 and 88E6165 switch chips, and
supports the "Ethertype DSA" packet tagging format.
(There is no officially registered ethertype for the Ethertype DSA
packet format, so we just grab a random one. The ethertype to use
is programmed into the switch, and the switch driver uses the value
of ETH_P_EDSA for this, so this define can be changed at any time in
the future if the one we chose is allocated to another protocol or
if Ethertype DSA gets its own officially registered ethertype, and
everything will continue to work.)
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Tested-by: Nicolas Pitre <nico@marvell.com>
Tested-by: Byron Bradley <byron.bbradley@gmail.com>
Tested-by: Tim Ellis <tim.ellis@mac.com>
Tested-by: Peter van Valderen <linux@ddcrew.com>
Tested-by: Dirk Teurlings <dirk@upexia.nl>
Signed-off-by: David S. Miller <davem@davemloft.net>
2008-10-07 13:44:02 +00:00
|
|
|
|
2012-11-26 09:16:10 +00:00
|
|
|
if NET_DSA
|
net: Distributed Switch Architecture protocol support
Distributed Switch Architecture is a protocol for managing hardware
switch chips. It consists of a set of MII management registers and
commands to configure the switch, and an ethernet header format to
signal which of the ports of the switch a packet was received from
or is intended to be sent to.
The switches that this driver supports are typically embedded in
access points and routers, and a typical setup with a DSA switch
looks something like this:
+-----------+ +-----------+
| | RGMII | |
| +-------+ +------ 1000baseT MDI ("WAN")
| | | 6-port +------ 1000baseT MDI ("LAN1")
| CPU | | ethernet +------ 1000baseT MDI ("LAN2")
| |MIImgmt| switch +------ 1000baseT MDI ("LAN3")
| +-------+ w/5 PHYs +------ 1000baseT MDI ("LAN4")
| | | |
+-----------+ +-----------+
The switch driver presents each port on the switch as a separate
network interface to Linux, polls the switch to maintain software
link state of those ports, forwards MII management interface
accesses to those network interfaces (e.g. as done by ethtool) to
the switch, and exposes the switch's hardware statistics counters
via the appropriate Linux kernel interfaces.
This initial patch supports the MII management interface register
layout of the Marvell 88E6123, 88E6161 and 88E6165 switch chips, and
supports the "Ethertype DSA" packet tagging format.
(There is no officially registered ethertype for the Ethertype DSA
packet format, so we just grab a random one. The ethertype to use
is programmed into the switch, and the switch driver uses the value
of ETH_P_EDSA for this, so this define can be changed at any time in
the future if the one we chose is allocated to another protocol or
if Ethertype DSA gets its own officially registered ethertype, and
everything will continue to work.)
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Tested-by: Nicolas Pitre <nico@marvell.com>
Tested-by: Byron Bradley <byron.bbradley@gmail.com>
Tested-by: Tim Ellis <tim.ellis@mac.com>
Tested-by: Peter van Valderen <linux@ddcrew.com>
Tested-by: Dirk Teurlings <dirk@upexia.nl>
Signed-off-by: David S. Miller <davem@davemloft.net>
2008-10-07 13:44:02 +00:00
|
|
|
|
2021-03-19 15:46:30 +00:00
|
|
|
# Drivers must select the appropriate tagging format(s)
|
|
|
|
|
|
2019-12-18 08:02:14 +00:00
|
|
|
config NET_DSA_TAG_AR9331
|
|
|
|
|
tristate "Tag driver for Atheros AR9331 SoC with built-in switch"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for
|
|
|
|
|
the Atheros AR9331 SoC with built-in switch.
|
|
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
config NET_DSA_TAG_BRCM_COMMON
|
|
|
|
|
tristate
|
|
|
|
|
default n
|
|
|
|
|
|
2014-08-28 00:04:55 +00:00
|
|
|
config NET_DSA_TAG_BRCM
|
2019-04-28 17:37:23 +00:00
|
|
|
tristate "Tag driver for Broadcom switches using in-frame headers"
|
|
|
|
|
select NET_DSA_TAG_BRCM_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y if you want to enable support for tagging frames for the
|
|
|
|
|
Broadcom switches which place the tag after the MAC source address.
|
|
|
|
|
|
2021-03-17 10:29:26 +00:00
|
|
|
config NET_DSA_TAG_BRCM_LEGACY
|
|
|
|
|
tristate "Tag driver for Broadcom legacy switches using in-frame headers"
|
|
|
|
|
select NET_DSA_TAG_BRCM_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y if you want to enable support for tagging frames for the
|
|
|
|
|
Broadcom legacy switches which place the tag after the MAC source
|
|
|
|
|
address.
|
2014-08-28 00:04:55 +00:00
|
|
|
|
2017-11-10 23:22:54 +00:00
|
|
|
config NET_DSA_TAG_BRCM_PREPEND
|
2019-04-28 17:37:23 +00:00
|
|
|
tristate "Tag driver for Broadcom switches using prepended headers"
|
|
|
|
|
select NET_DSA_TAG_BRCM_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y if you want to enable support for tagging frames for the
|
|
|
|
|
Broadcom switches which places the tag before the Ethernet header
|
|
|
|
|
(prepended).
|
|
|
|
|
|
2020-11-03 07:10:54 +00:00
|
|
|
config NET_DSA_TAG_HELLCREEK
|
|
|
|
|
tristate "Tag driver for Hirschmann Hellcreek TSN switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames
|
|
|
|
|
for the Hirschmann Hellcreek TSN switches.
|
|
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
config NET_DSA_TAG_GSWIP
|
|
|
|
|
tristate "Tag driver for Lantiq / Intel GSWIP switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for the
|
|
|
|
|
Lantiq / Intel GSWIP switches.
|
2017-11-10 23:22:54 +00:00
|
|
|
|
2020-11-14 23:45:57 +00:00
|
|
|
config NET_DSA_TAG_DSA_COMMON
|
|
|
|
|
tristate
|
|
|
|
|
|
2008-10-07 13:45:02 +00:00
|
|
|
config NET_DSA_TAG_DSA
|
2019-04-28 17:37:23 +00:00
|
|
|
tristate "Tag driver for Marvell switches using DSA headers"
|
2020-11-14 23:45:57 +00:00
|
|
|
select NET_DSA_TAG_DSA_COMMON
|
2019-04-28 17:37:23 +00:00
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for the
|
|
|
|
|
Marvell switches which use DSA headers.
|
2008-10-07 13:45:02 +00:00
|
|
|
|
net: Distributed Switch Architecture protocol support
Distributed Switch Architecture is a protocol for managing hardware
switch chips. It consists of a set of MII management registers and
commands to configure the switch, and an ethernet header format to
signal which of the ports of the switch a packet was received from
or is intended to be sent to.
The switches that this driver supports are typically embedded in
access points and routers, and a typical setup with a DSA switch
looks something like this:
+-----------+ +-----------+
| | RGMII | |
| +-------+ +------ 1000baseT MDI ("WAN")
| | | 6-port +------ 1000baseT MDI ("LAN1")
| CPU | | ethernet +------ 1000baseT MDI ("LAN2")
| |MIImgmt| switch +------ 1000baseT MDI ("LAN3")
| +-------+ w/5 PHYs +------ 1000baseT MDI ("LAN4")
| | | |
+-----------+ +-----------+
The switch driver presents each port on the switch as a separate
network interface to Linux, polls the switch to maintain software
link state of those ports, forwards MII management interface
accesses to those network interfaces (e.g. as done by ethtool) to
the switch, and exposes the switch's hardware statistics counters
via the appropriate Linux kernel interfaces.
This initial patch supports the MII management interface register
layout of the Marvell 88E6123, 88E6161 and 88E6165 switch chips, and
supports the "Ethertype DSA" packet tagging format.
(There is no officially registered ethertype for the Ethertype DSA
packet format, so we just grab a random one. The ethertype to use
is programmed into the switch, and the switch driver uses the value
of ETH_P_EDSA for this, so this define can be changed at any time in
the future if the one we chose is allocated to another protocol or
if Ethertype DSA gets its own officially registered ethertype, and
everything will continue to work.)
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Tested-by: Nicolas Pitre <nico@marvell.com>
Tested-by: Byron Bradley <byron.bbradley@gmail.com>
Tested-by: Tim Ellis <tim.ellis@mac.com>
Tested-by: Peter van Valderen <linux@ddcrew.com>
Tested-by: Dirk Teurlings <dirk@upexia.nl>
Signed-off-by: David S. Miller <davem@davemloft.net>
2008-10-07 13:44:02 +00:00
|
|
|
config NET_DSA_TAG_EDSA
|
2019-04-28 17:37:23 +00:00
|
|
|
tristate "Tag driver for Marvell switches using EtherType DSA headers"
|
2020-11-14 23:45:57 +00:00
|
|
|
select NET_DSA_TAG_DSA_COMMON
|
2019-04-28 17:37:23 +00:00
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for the
|
|
|
|
|
Marvell switches which use EtherType DSA headers.
|
net: Distributed Switch Architecture protocol support
Distributed Switch Architecture is a protocol for managing hardware
switch chips. It consists of a set of MII management registers and
commands to configure the switch, and an ethernet header format to
signal which of the ports of the switch a packet was received from
or is intended to be sent to.
The switches that this driver supports are typically embedded in
access points and routers, and a typical setup with a DSA switch
looks something like this:
+-----------+ +-----------+
| | RGMII | |
| +-------+ +------ 1000baseT MDI ("WAN")
| | | 6-port +------ 1000baseT MDI ("LAN1")
| CPU | | ethernet +------ 1000baseT MDI ("LAN2")
| |MIImgmt| switch +------ 1000baseT MDI ("LAN3")
| +-------+ w/5 PHYs +------ 1000baseT MDI ("LAN4")
| | | |
+-----------+ +-----------+
The switch driver presents each port on the switch as a separate
network interface to Linux, polls the switch to maintain software
link state of those ports, forwards MII management interface
accesses to those network interfaces (e.g. as done by ethtool) to
the switch, and exposes the switch's hardware statistics counters
via the appropriate Linux kernel interfaces.
This initial patch supports the MII management interface register
layout of the Marvell 88E6123, 88E6161 and 88E6165 switch chips, and
supports the "Ethertype DSA" packet tagging format.
(There is no officially registered ethertype for the Ethertype DSA
packet format, so we just grab a random one. The ethertype to use
is programmed into the switch, and the switch driver uses the value
of ETH_P_EDSA for this, so this define can be changed at any time in
the future if the one we chose is allocated to another protocol or
if Ethertype DSA gets its own officially registered ethertype, and
everything will continue to work.)
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Tested-by: Nicolas Pitre <nico@marvell.com>
Tested-by: Byron Bradley <byron.bbradley@gmail.com>
Tested-by: Tim Ellis <tim.ellis@mac.com>
Tested-by: Peter van Valderen <linux@ddcrew.com>
Tested-by: Dirk Teurlings <dirk@upexia.nl>
Signed-off-by: David S. Miller <davem@davemloft.net>
2008-10-07 13:44:02 +00:00
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
config NET_DSA_TAG_MTK
|
|
|
|
|
tristate "Tag driver for Mediatek switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for
|
|
|
|
|
Mediatek switches.
|
|
|
|
|
|
2017-05-31 20:19:06 +00:00
|
|
|
config NET_DSA_TAG_KSZ
|
2019-09-10 13:18:36 +00:00
|
|
|
tristate "Tag driver for Microchip 8795/9477/9893 families of switches"
|
2019-04-28 17:37:23 +00:00
|
|
|
help
|
|
|
|
|
Say Y if you want to enable support for tagging frames for the
|
2019-09-10 13:18:36 +00:00
|
|
|
Microchip 8795/9477/9893 families of switches.
|
2018-12-15 00:58:04 +00:00
|
|
|
|
2019-11-14 15:03:29 +00:00
|
|
|
config NET_DSA_TAG_OCELOT
|
2021-01-29 01:00:08 +00:00
|
|
|
tristate "Tag driver for Ocelot family of switches, using NPI port"
|
2019-11-14 15:03:29 +00:00
|
|
|
select PACKING
|
|
|
|
|
help
|
2021-01-29 01:00:08 +00:00
|
|
|
Say Y or M if you want to enable NPI tagging for the Ocelot switches
|
|
|
|
|
(VSC7511, VSC7512, VSC7513, VSC7514, VSC9953, VSC9959). In this mode,
|
|
|
|
|
the frames over the Ethernet CPU port are prepended with a
|
|
|
|
|
hardware-defined injection/extraction frame header. Flow control
|
|
|
|
|
(PAUSE frames) over the CPU port is not supported when operating in
|
|
|
|
|
this mode.
|
|
|
|
|
|
|
|
|
|
config NET_DSA_TAG_OCELOT_8021Q
|
|
|
|
|
tristate "Tag driver for Ocelot family of switches, using VLAN"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames with a
|
|
|
|
|
custom VLAN-based header. Frames that require timestamping, such as
|
|
|
|
|
PTP, are not delivered over Ethernet but over register-based MMIO.
|
|
|
|
|
Flow control over the CPU port is functional in this mode. When using
|
|
|
|
|
this mode, less TCAM resources (VCAP IS1, IS2, ES0) are available for
|
|
|
|
|
use with tc-flower.
|
2019-11-14 15:03:29 +00:00
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
config NET_DSA_TAG_QCA
|
|
|
|
|
tristate "Tag driver for Qualcomm Atheros QCA8K switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for
|
|
|
|
|
the Qualcomm Atheros QCA8K switches.
|
2012-11-26 09:16:10 +00:00
|
|
|
|
2021-10-18 09:37:58 +00:00
|
|
|
config NET_DSA_TAG_RTL4_A
|
|
|
|
|
tristate "Tag driver for Realtek 4 byte protocol A tags"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for the
|
|
|
|
|
Realtek switches with 4 byte protocol A tags, sich as found in
|
|
|
|
|
the Realtek RTL8366RB.
|
|
|
|
|
|
2021-10-18 09:38:00 +00:00
|
|
|
config NET_DSA_TAG_RTL8_4
|
|
|
|
|
tristate "Tag driver for Realtek 8 byte protocol 4 tags"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for Realtek
|
|
|
|
|
switches with 8 byte protocol 4 tags, such as the Realtek RTL8365MB-VC.
|
|
|
|
|
|
2019-04-28 17:37:23 +00:00
|
|
|
config NET_DSA_TAG_LAN9303
|
|
|
|
|
tristate "Tag driver for SMSC/Microchip LAN9303 family of switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for the
|
|
|
|
|
SMSC/Microchip LAN9303 family of switches.
|
2016-09-15 14:26:40 +00:00
|
|
|
|
2019-05-05 10:19:27 +00:00
|
|
|
config NET_DSA_TAG_SJA1105
|
|
|
|
|
tristate "Tag driver for NXP SJA1105 switches"
|
2019-06-11 18:47:45 +00:00
|
|
|
select PACKING
|
2019-05-05 10:19:27 +00:00
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames with the
|
|
|
|
|
NXP SJA1105 switch family. Both the native tagging protocol (which
|
|
|
|
|
is only for link-local traffic) as well as non-native tagging (based
|
|
|
|
|
on a custom 802.1Q VLAN header) are available.
|
|
|
|
|
|
2017-05-16 20:40:07 +00:00
|
|
|
config NET_DSA_TAG_TRAILER
|
2019-04-28 17:37:23 +00:00
|
|
|
tristate "Tag driver for switches using a trailer tag"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames at
|
|
|
|
|
with a trailed. e.g. Marvell 88E6060.
|
2017-04-18 08:48:24 +00:00
|
|
|
|
2021-01-14 19:57:32 +00:00
|
|
|
config NET_DSA_TAG_XRS700X
|
|
|
|
|
tristate "Tag driver for XRS700x switches"
|
|
|
|
|
help
|
|
|
|
|
Say Y or M if you want to enable support for tagging frames for
|
|
|
|
|
Arrow SpeedChips XRS700x switches that use a single byte tag trailer.
|
|
|
|
|
|
2012-11-26 09:16:10 +00:00
|
|
|
endif
|
