2006-06-25 12:48:17 +00:00
|
|
|
/*
|
|
|
|
* rtc-ds1307.c - RTC driver for some mostly-compatible I2C chips.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2005 James Chapman (ds1337 core)
|
|
|
|
* Copyright (C) 2006 David Brownell
|
2009-03-31 22:24:58 +00:00
|
|
|
* Copyright (C) 2009 Matthias Fuchs (rx8025 support)
|
2013-04-29 23:19:26 +00:00
|
|
|
* Copyright (C) 2012 Bertrand Achard (nvram access fixes)
|
2006-06-25 12:48:17 +00:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/rtc.h>
|
|
|
|
#include <linux/bcd.h>
|
2012-05-29 22:07:38 +00:00
|
|
|
#include <linux/rtc/ds1307.h>
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* We can't determine type by probing, but if we expect pre-Linux code
|
2006-06-25 12:48:17 +00:00
|
|
|
* to have set the chip up as a clock (turning on the oscillator and
|
|
|
|
* setting the date and time), Linux can ignore the non-clock features.
|
|
|
|
* That's a natural job for a factory or repair bench.
|
|
|
|
*/
|
|
|
|
enum ds_type {
|
2007-07-17 11:04:55 +00:00
|
|
|
ds_1307,
|
|
|
|
ds_1337,
|
|
|
|
ds_1338,
|
|
|
|
ds_1339,
|
|
|
|
ds_1340,
|
2009-06-17 23:26:08 +00:00
|
|
|
ds_1388,
|
2009-06-17 23:26:10 +00:00
|
|
|
ds_3231,
|
2007-07-17 11:04:55 +00:00
|
|
|
m41t00,
|
2014-12-10 23:53:57 +00:00
|
|
|
mcp794xx,
|
2009-03-31 22:24:58 +00:00
|
|
|
rx_8025,
|
2012-03-23 22:02:36 +00:00
|
|
|
last_ds_type /* always last */
|
2012-03-23 22:02:37 +00:00
|
|
|
/* rs5c372 too? different address... */
|
2006-06-25 12:48:17 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/* RTC registers don't differ much, except for the century flag */
|
|
|
|
#define DS1307_REG_SECS 0x00 /* 00-59 */
|
|
|
|
# define DS1307_BIT_CH 0x80
|
2007-07-17 11:05:06 +00:00
|
|
|
# define DS1340_BIT_nEOSC 0x80
|
2014-12-10 23:53:57 +00:00
|
|
|
# define MCP794XX_BIT_ST 0x80
|
2006-06-25 12:48:17 +00:00
|
|
|
#define DS1307_REG_MIN 0x01 /* 00-59 */
|
|
|
|
#define DS1307_REG_HOUR 0x02 /* 00-23, or 1-12{am,pm} */
|
2007-07-17 11:05:10 +00:00
|
|
|
# define DS1307_BIT_12HR 0x40 /* in REG_HOUR */
|
|
|
|
# define DS1307_BIT_PM 0x20 /* in REG_HOUR */
|
2006-06-25 12:48:17 +00:00
|
|
|
# define DS1340_BIT_CENTURY_EN 0x80 /* in REG_HOUR */
|
|
|
|
# define DS1340_BIT_CENTURY 0x40 /* in REG_HOUR */
|
|
|
|
#define DS1307_REG_WDAY 0x03 /* 01-07 */
|
2014-12-10 23:53:57 +00:00
|
|
|
# define MCP794XX_BIT_VBATEN 0x08
|
2006-06-25 12:48:17 +00:00
|
|
|
#define DS1307_REG_MDAY 0x04 /* 01-31 */
|
|
|
|
#define DS1307_REG_MONTH 0x05 /* 01-12 */
|
|
|
|
# define DS1337_BIT_CENTURY 0x80 /* in REG_MONTH */
|
|
|
|
#define DS1307_REG_YEAR 0x06 /* 00-99 */
|
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* Other registers (control, status, alarms, trickle charge, NVRAM, etc)
|
2007-07-17 11:04:55 +00:00
|
|
|
* start at 7, and they differ a LOT. Only control and status matter for
|
|
|
|
* basic RTC date and time functionality; be careful using them.
|
2006-06-25 12:48:17 +00:00
|
|
|
*/
|
2007-07-17 11:04:55 +00:00
|
|
|
#define DS1307_REG_CONTROL 0x07 /* or ds1338 */
|
2006-06-25 12:48:17 +00:00
|
|
|
# define DS1307_BIT_OUT 0x80
|
2007-07-17 11:05:06 +00:00
|
|
|
# define DS1338_BIT_OSF 0x20
|
2006-06-25 12:48:17 +00:00
|
|
|
# define DS1307_BIT_SQWE 0x10
|
|
|
|
# define DS1307_BIT_RS1 0x02
|
|
|
|
# define DS1307_BIT_RS0 0x01
|
|
|
|
#define DS1337_REG_CONTROL 0x0e
|
|
|
|
# define DS1337_BIT_nEOSC 0x80
|
2008-10-16 05:02:58 +00:00
|
|
|
# define DS1339_BIT_BBSQI 0x20
|
2009-06-17 23:26:10 +00:00
|
|
|
# define DS3231_BIT_BBSQW 0x40 /* same as BBSQI */
|
2006-06-25 12:48:17 +00:00
|
|
|
# define DS1337_BIT_RS2 0x10
|
|
|
|
# define DS1337_BIT_RS1 0x08
|
|
|
|
# define DS1337_BIT_INTCN 0x04
|
|
|
|
# define DS1337_BIT_A2IE 0x02
|
|
|
|
# define DS1337_BIT_A1IE 0x01
|
2007-07-17 11:04:55 +00:00
|
|
|
#define DS1340_REG_CONTROL 0x07
|
|
|
|
# define DS1340_BIT_OUT 0x80
|
|
|
|
# define DS1340_BIT_FT 0x40
|
|
|
|
# define DS1340_BIT_CALIB_SIGN 0x20
|
|
|
|
# define DS1340_M_CALIBRATION 0x1f
|
2007-07-17 11:05:06 +00:00
|
|
|
#define DS1340_REG_FLAG 0x09
|
|
|
|
# define DS1340_BIT_OSF 0x80
|
2006-06-25 12:48:17 +00:00
|
|
|
#define DS1337_REG_STATUS 0x0f
|
|
|
|
# define DS1337_BIT_OSF 0x80
|
|
|
|
# define DS1337_BIT_A2I 0x02
|
|
|
|
# define DS1337_BIT_A1I 0x01
|
2008-10-16 05:02:58 +00:00
|
|
|
#define DS1339_REG_ALARM1_SECS 0x07
|
2012-05-29 22:07:38 +00:00
|
|
|
|
|
|
|
#define DS13XX_TRICKLE_CHARGER_MAGIC 0xa0
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2009-03-31 22:24:58 +00:00
|
|
|
#define RX8025_REG_CTRL1 0x0e
|
|
|
|
# define RX8025_BIT_2412 0x20
|
|
|
|
#define RX8025_REG_CTRL2 0x0f
|
|
|
|
# define RX8025_BIT_PON 0x10
|
|
|
|
# define RX8025_BIT_VDET 0x40
|
|
|
|
# define RX8025_BIT_XST 0x20
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
|
|
|
|
struct ds1307 {
|
2009-06-17 23:26:08 +00:00
|
|
|
u8 offset; /* register's offset */
|
2008-10-16 05:02:58 +00:00
|
|
|
u8 regs[11];
|
2012-03-23 22:02:38 +00:00
|
|
|
u16 nvram_offset;
|
|
|
|
struct bin_attribute *nvram;
|
2006-06-25 12:48:17 +00:00
|
|
|
enum ds_type type;
|
2008-10-16 05:02:58 +00:00
|
|
|
unsigned long flags;
|
|
|
|
#define HAS_NVRAM 0 /* bit 0 == sysfs file active */
|
|
|
|
#define HAS_ALARM 1 /* bit 1 == irq claimed */
|
2007-07-17 11:04:55 +00:00
|
|
|
struct i2c_client *client;
|
2006-06-25 12:48:17 +00:00
|
|
|
struct rtc_device *rtc;
|
2011-01-10 21:11:23 +00:00
|
|
|
s32 (*read_block_data)(const struct i2c_client *client, u8 command,
|
2009-03-31 22:24:56 +00:00
|
|
|
u8 length, u8 *values);
|
2011-01-10 21:11:23 +00:00
|
|
|
s32 (*write_block_data)(const struct i2c_client *client, u8 command,
|
2009-03-31 22:24:56 +00:00
|
|
|
u8 length, const u8 *values);
|
2006-06-25 12:48:17 +00:00
|
|
|
};
|
|
|
|
|
2007-07-17 11:04:55 +00:00
|
|
|
struct chip_desc {
|
|
|
|
unsigned alarm:1;
|
2012-03-23 22:02:38 +00:00
|
|
|
u16 nvram_offset;
|
|
|
|
u16 nvram_size;
|
2012-05-29 22:07:38 +00:00
|
|
|
u16 trickle_charger_reg;
|
2014-10-13 22:52:48 +00:00
|
|
|
u8 trickle_charger_setup;
|
|
|
|
u8 (*do_trickle_setup)(struct i2c_client *, uint32_t, bool);
|
2007-07-17 11:04:55 +00:00
|
|
|
};
|
|
|
|
|
2014-10-13 22:52:48 +00:00
|
|
|
static u8 do_trickle_setup_ds1339(struct i2c_client *,
|
|
|
|
uint32_t ohms, bool diode);
|
|
|
|
|
|
|
|
static struct chip_desc chips[last_ds_type] = {
|
2012-03-23 22:02:36 +00:00
|
|
|
[ds_1307] = {
|
2012-03-23 22:02:38 +00:00
|
|
|
.nvram_offset = 8,
|
|
|
|
.nvram_size = 56,
|
2012-03-23 22:02:36 +00:00
|
|
|
},
|
|
|
|
[ds_1337] = {
|
|
|
|
.alarm = 1,
|
|
|
|
},
|
|
|
|
[ds_1338] = {
|
2012-03-23 22:02:38 +00:00
|
|
|
.nvram_offset = 8,
|
|
|
|
.nvram_size = 56,
|
2012-03-23 22:02:36 +00:00
|
|
|
},
|
|
|
|
[ds_1339] = {
|
|
|
|
.alarm = 1,
|
2012-05-29 22:07:38 +00:00
|
|
|
.trickle_charger_reg = 0x10,
|
2014-10-13 22:52:48 +00:00
|
|
|
.do_trickle_setup = &do_trickle_setup_ds1339,
|
2012-05-29 22:07:38 +00:00
|
|
|
},
|
|
|
|
[ds_1340] = {
|
|
|
|
.trickle_charger_reg = 0x08,
|
|
|
|
},
|
|
|
|
[ds_1388] = {
|
|
|
|
.trickle_charger_reg = 0x0a,
|
2012-03-23 22:02:36 +00:00
|
|
|
},
|
|
|
|
[ds_3231] = {
|
|
|
|
.alarm = 1,
|
|
|
|
},
|
2014-12-10 23:53:57 +00:00
|
|
|
[mcp794xx] = {
|
2014-04-03 21:49:55 +00:00
|
|
|
.alarm = 1,
|
2012-03-23 22:02:38 +00:00
|
|
|
/* this is battery backed SRAM */
|
|
|
|
.nvram_offset = 0x20,
|
|
|
|
.nvram_size = 0x40,
|
|
|
|
},
|
2012-03-23 22:02:36 +00:00
|
|
|
};
|
2007-07-17 11:04:55 +00:00
|
|
|
|
2008-04-29 21:11:40 +00:00
|
|
|
static const struct i2c_device_id ds1307_id[] = {
|
|
|
|
{ "ds1307", ds_1307 },
|
|
|
|
{ "ds1337", ds_1337 },
|
|
|
|
{ "ds1338", ds_1338 },
|
|
|
|
{ "ds1339", ds_1339 },
|
2009-06-17 23:26:08 +00:00
|
|
|
{ "ds1388", ds_1388 },
|
2008-04-29 21:11:40 +00:00
|
|
|
{ "ds1340", ds_1340 },
|
2009-06-17 23:26:10 +00:00
|
|
|
{ "ds3231", ds_3231 },
|
2008-04-29 21:11:40 +00:00
|
|
|
{ "m41t00", m41t00 },
|
2014-12-10 23:53:57 +00:00
|
|
|
{ "mcp7940x", mcp794xx },
|
|
|
|
{ "mcp7941x", mcp794xx },
|
2011-06-27 23:18:04 +00:00
|
|
|
{ "pt7c4338", ds_1307 },
|
2009-03-31 22:24:58 +00:00
|
|
|
{ "rx8025", rx_8025 },
|
2008-04-29 21:11:40 +00:00
|
|
|
{ }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(i2c, ds1307_id);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2008-10-16 05:02:58 +00:00
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2009-03-31 22:24:56 +00:00
|
|
|
#define BLOCK_DATA_MAX_TRIES 10
|
|
|
|
|
2011-01-10 21:11:23 +00:00
|
|
|
static s32 ds1307_read_block_data_once(const struct i2c_client *client,
|
|
|
|
u8 command, u8 length, u8 *values)
|
2009-03-31 22:24:56 +00:00
|
|
|
{
|
|
|
|
s32 i, data;
|
|
|
|
|
|
|
|
for (i = 0; i < length; i++) {
|
|
|
|
data = i2c_smbus_read_byte_data(client, command + i);
|
|
|
|
if (data < 0)
|
|
|
|
return data;
|
|
|
|
values[i] = data;
|
|
|
|
}
|
|
|
|
return i;
|
|
|
|
}
|
|
|
|
|
2011-01-10 21:11:23 +00:00
|
|
|
static s32 ds1307_read_block_data(const struct i2c_client *client, u8 command,
|
2009-03-31 22:24:56 +00:00
|
|
|
u8 length, u8 *values)
|
|
|
|
{
|
2013-04-29 23:19:26 +00:00
|
|
|
u8 oldvalues[255];
|
2009-03-31 22:24:56 +00:00
|
|
|
s32 ret;
|
|
|
|
int tries = 0;
|
|
|
|
|
|
|
|
dev_dbg(&client->dev, "ds1307_read_block_data (length=%d)\n", length);
|
|
|
|
ret = ds1307_read_block_data_once(client, command, length, values);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
do {
|
|
|
|
if (++tries > BLOCK_DATA_MAX_TRIES) {
|
|
|
|
dev_err(&client->dev,
|
|
|
|
"ds1307_read_block_data failed\n");
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
memcpy(oldvalues, values, length);
|
|
|
|
ret = ds1307_read_block_data_once(client, command, length,
|
|
|
|
values);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
} while (memcmp(oldvalues, values, length));
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
2011-01-10 21:11:23 +00:00
|
|
|
static s32 ds1307_write_block_data(const struct i2c_client *client, u8 command,
|
2009-03-31 22:24:56 +00:00
|
|
|
u8 length, const u8 *values)
|
|
|
|
{
|
2013-04-29 23:19:26 +00:00
|
|
|
u8 currvalues[255];
|
2009-03-31 22:24:56 +00:00
|
|
|
int tries = 0;
|
|
|
|
|
|
|
|
dev_dbg(&client->dev, "ds1307_write_block_data (length=%d)\n", length);
|
|
|
|
do {
|
|
|
|
s32 i, ret;
|
|
|
|
|
|
|
|
if (++tries > BLOCK_DATA_MAX_TRIES) {
|
|
|
|
dev_err(&client->dev,
|
|
|
|
"ds1307_write_block_data failed\n");
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
for (i = 0; i < length; i++) {
|
|
|
|
ret = i2c_smbus_write_byte_data(client, command + i,
|
|
|
|
values[i]);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
ret = ds1307_read_block_data_once(client, command, length,
|
|
|
|
currvalues);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
} while (memcmp(currvalues, values, length));
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2013-04-29 23:19:26 +00:00
|
|
|
/* These RTC devices are not designed to be connected to a SMbus adapter.
|
|
|
|
SMbus limits block operations length to 32 bytes, whereas it's not
|
|
|
|
limited on I2C buses. As a result, accesses may exceed 32 bytes;
|
|
|
|
in that case, split them into smaller blocks */
|
|
|
|
|
|
|
|
static s32 ds1307_native_smbus_write_block_data(const struct i2c_client *client,
|
|
|
|
u8 command, u8 length, const u8 *values)
|
|
|
|
{
|
|
|
|
u8 suboffset = 0;
|
|
|
|
|
|
|
|
if (length <= I2C_SMBUS_BLOCK_MAX)
|
|
|
|
return i2c_smbus_write_i2c_block_data(client,
|
|
|
|
command, length, values);
|
|
|
|
|
|
|
|
while (suboffset < length) {
|
|
|
|
s32 retval = i2c_smbus_write_i2c_block_data(client,
|
|
|
|
command + suboffset,
|
|
|
|
min(I2C_SMBUS_BLOCK_MAX, length - suboffset),
|
|
|
|
values + suboffset);
|
|
|
|
if (retval < 0)
|
|
|
|
return retval;
|
|
|
|
|
|
|
|
suboffset += I2C_SMBUS_BLOCK_MAX;
|
|
|
|
}
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
|
|
|
static s32 ds1307_native_smbus_read_block_data(const struct i2c_client *client,
|
|
|
|
u8 command, u8 length, u8 *values)
|
|
|
|
{
|
|
|
|
u8 suboffset = 0;
|
|
|
|
|
|
|
|
if (length <= I2C_SMBUS_BLOCK_MAX)
|
|
|
|
return i2c_smbus_read_i2c_block_data(client,
|
|
|
|
command, length, values);
|
|
|
|
|
|
|
|
while (suboffset < length) {
|
|
|
|
s32 retval = i2c_smbus_read_i2c_block_data(client,
|
|
|
|
command + suboffset,
|
|
|
|
min(I2C_SMBUS_BLOCK_MAX, length - suboffset),
|
|
|
|
values + suboffset);
|
|
|
|
if (retval < 0)
|
|
|
|
return retval;
|
|
|
|
|
|
|
|
suboffset += I2C_SMBUS_BLOCK_MAX;
|
|
|
|
}
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2008-10-16 05:02:58 +00:00
|
|
|
/*
|
|
|
|
* The ds1337 and ds1339 both have two alarms, but we only use the first
|
|
|
|
* one (with a "seconds" field). For ds1337 we expect nINTA is our alarm
|
|
|
|
* signal; ds1339 chips have only one alarm signal.
|
|
|
|
*/
|
2015-06-23 16:15:10 +00:00
|
|
|
static irqreturn_t ds1307_irq(int irq, void *dev_id)
|
2008-10-16 05:02:58 +00:00
|
|
|
{
|
2015-06-23 16:15:10 +00:00
|
|
|
struct i2c_client *client = dev_id;
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
struct mutex *lock = &ds1307->rtc->ops_lock;
|
2008-10-16 05:02:58 +00:00
|
|
|
int stat, control;
|
|
|
|
|
|
|
|
mutex_lock(lock);
|
|
|
|
stat = i2c_smbus_read_byte_data(client, DS1337_REG_STATUS);
|
|
|
|
if (stat < 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
if (stat & DS1337_BIT_A1I) {
|
|
|
|
stat &= ~DS1337_BIT_A1I;
|
|
|
|
i2c_smbus_write_byte_data(client, DS1337_REG_STATUS, stat);
|
|
|
|
|
|
|
|
control = i2c_smbus_read_byte_data(client, DS1337_REG_CONTROL);
|
|
|
|
if (control < 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
control &= ~DS1337_BIT_A1IE;
|
|
|
|
i2c_smbus_write_byte_data(client, DS1337_REG_CONTROL, control);
|
|
|
|
|
|
|
|
rtc_update_irq(ds1307->rtc, 1, RTC_AF | RTC_IRQF);
|
|
|
|
}
|
|
|
|
|
|
|
|
out:
|
|
|
|
mutex_unlock(lock);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2006-06-25 12:48:17 +00:00
|
|
|
static int ds1307_get_time(struct device *dev, struct rtc_time *t)
|
|
|
|
{
|
|
|
|
struct ds1307 *ds1307 = dev_get_drvdata(dev);
|
|
|
|
int tmp;
|
|
|
|
|
2007-07-17 11:04:55 +00:00
|
|
|
/* read the RTC date and time registers all at once */
|
2009-03-31 22:24:56 +00:00
|
|
|
tmp = ds1307->read_block_data(ds1307->client,
|
2009-06-17 23:26:08 +00:00
|
|
|
ds1307->offset, 7, ds1307->regs);
|
2009-01-08 02:07:13 +00:00
|
|
|
if (tmp != 7) {
|
2006-06-25 12:48:17 +00:00
|
|
|
dev_err(dev, "%s error %d\n", "read", tmp);
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
2013-02-22 00:44:22 +00:00
|
|
|
dev_dbg(dev, "%s: %7ph\n", "read", ds1307->regs);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2008-10-19 03:28:41 +00:00
|
|
|
t->tm_sec = bcd2bin(ds1307->regs[DS1307_REG_SECS] & 0x7f);
|
|
|
|
t->tm_min = bcd2bin(ds1307->regs[DS1307_REG_MIN] & 0x7f);
|
2006-06-25 12:48:17 +00:00
|
|
|
tmp = ds1307->regs[DS1307_REG_HOUR] & 0x3f;
|
2008-10-19 03:28:41 +00:00
|
|
|
t->tm_hour = bcd2bin(tmp);
|
|
|
|
t->tm_wday = bcd2bin(ds1307->regs[DS1307_REG_WDAY] & 0x07) - 1;
|
|
|
|
t->tm_mday = bcd2bin(ds1307->regs[DS1307_REG_MDAY] & 0x3f);
|
2006-06-25 12:48:17 +00:00
|
|
|
tmp = ds1307->regs[DS1307_REG_MONTH] & 0x1f;
|
2008-10-19 03:28:41 +00:00
|
|
|
t->tm_mon = bcd2bin(tmp) - 1;
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
/* assume 20YY not 19YY, and ignore DS1337_BIT_CENTURY */
|
2008-10-19 03:28:41 +00:00
|
|
|
t->tm_year = bcd2bin(ds1307->regs[DS1307_REG_YEAR]) + 100;
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
dev_dbg(dev, "%s secs=%d, mins=%d, "
|
|
|
|
"hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
|
|
|
|
"read", t->tm_sec, t->tm_min,
|
|
|
|
t->tm_hour, t->tm_mday,
|
|
|
|
t->tm_mon, t->tm_year, t->tm_wday);
|
|
|
|
|
2007-07-17 11:04:55 +00:00
|
|
|
/* initial clock setting can be undefined */
|
|
|
|
return rtc_valid_tm(t);
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int ds1307_set_time(struct device *dev, struct rtc_time *t)
|
|
|
|
{
|
|
|
|
struct ds1307 *ds1307 = dev_get_drvdata(dev);
|
|
|
|
int result;
|
|
|
|
int tmp;
|
|
|
|
u8 *buf = ds1307->regs;
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s secs=%d, mins=%d, "
|
|
|
|
"hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
|
2006-10-04 08:41:53 +00:00
|
|
|
"write", t->tm_sec, t->tm_min,
|
|
|
|
t->tm_hour, t->tm_mday,
|
|
|
|
t->tm_mon, t->tm_year, t->tm_wday);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2008-10-19 03:28:41 +00:00
|
|
|
buf[DS1307_REG_SECS] = bin2bcd(t->tm_sec);
|
|
|
|
buf[DS1307_REG_MIN] = bin2bcd(t->tm_min);
|
|
|
|
buf[DS1307_REG_HOUR] = bin2bcd(t->tm_hour);
|
|
|
|
buf[DS1307_REG_WDAY] = bin2bcd(t->tm_wday + 1);
|
|
|
|
buf[DS1307_REG_MDAY] = bin2bcd(t->tm_mday);
|
|
|
|
buf[DS1307_REG_MONTH] = bin2bcd(t->tm_mon + 1);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
/* assume 20YY not 19YY */
|
|
|
|
tmp = t->tm_year - 100;
|
2008-10-19 03:28:41 +00:00
|
|
|
buf[DS1307_REG_YEAR] = bin2bcd(tmp);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2007-07-17 11:05:06 +00:00
|
|
|
switch (ds1307->type) {
|
|
|
|
case ds_1337:
|
|
|
|
case ds_1339:
|
2009-06-17 23:26:10 +00:00
|
|
|
case ds_3231:
|
2006-06-25 12:48:17 +00:00
|
|
|
buf[DS1307_REG_MONTH] |= DS1337_BIT_CENTURY;
|
2007-07-17 11:05:06 +00:00
|
|
|
break;
|
|
|
|
case ds_1340:
|
2006-06-25 12:48:17 +00:00
|
|
|
buf[DS1307_REG_HOUR] |= DS1340_BIT_CENTURY_EN
|
|
|
|
| DS1340_BIT_CENTURY;
|
2007-07-17 11:05:06 +00:00
|
|
|
break;
|
2014-12-10 23:53:57 +00:00
|
|
|
case mcp794xx:
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* these bits were cleared when preparing the date/time
|
|
|
|
* values and need to be set again before writing the
|
|
|
|
* buffer out to the device.
|
|
|
|
*/
|
2014-12-10 23:53:57 +00:00
|
|
|
buf[DS1307_REG_SECS] |= MCP794XX_BIT_ST;
|
|
|
|
buf[DS1307_REG_WDAY] |= MCP794XX_BIT_VBATEN;
|
2011-11-02 20:37:53 +00:00
|
|
|
break;
|
2007-07-17 11:05:06 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2013-02-22 00:44:22 +00:00
|
|
|
dev_dbg(dev, "%s: %7ph\n", "write", buf);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2009-06-17 23:26:08 +00:00
|
|
|
result = ds1307->write_block_data(ds1307->client,
|
|
|
|
ds1307->offset, 7, buf);
|
2009-01-08 02:07:13 +00:00
|
|
|
if (result < 0) {
|
|
|
|
dev_err(dev, "%s error %d\n", "write", result);
|
|
|
|
return result;
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-01-08 02:07:16 +00:00
|
|
|
static int ds1337_read_alarm(struct device *dev, struct rtc_wkalrm *t)
|
2008-10-16 05:02:58 +00:00
|
|
|
{
|
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* read all ALARM1, ALARM2, and status registers at once */
|
2009-03-31 22:24:56 +00:00
|
|
|
ret = ds1307->read_block_data(client,
|
2009-01-08 02:07:13 +00:00
|
|
|
DS1339_REG_ALARM1_SECS, 9, ds1307->regs);
|
|
|
|
if (ret != 9) {
|
2008-10-16 05:02:58 +00:00
|
|
|
dev_err(dev, "%s error %d\n", "alarm read", ret);
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s: %02x %02x %02x %02x, %02x %02x %02x, %02x %02x\n",
|
|
|
|
"alarm read",
|
|
|
|
ds1307->regs[0], ds1307->regs[1],
|
|
|
|
ds1307->regs[2], ds1307->regs[3],
|
|
|
|
ds1307->regs[4], ds1307->regs[5],
|
|
|
|
ds1307->regs[6], ds1307->regs[7],
|
|
|
|
ds1307->regs[8]);
|
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* report alarm time (ALARM1); assume 24 hour and day-of-month modes,
|
2008-10-16 05:02:58 +00:00
|
|
|
* and that all four fields are checked matches
|
|
|
|
*/
|
|
|
|
t->time.tm_sec = bcd2bin(ds1307->regs[0] & 0x7f);
|
|
|
|
t->time.tm_min = bcd2bin(ds1307->regs[1] & 0x7f);
|
|
|
|
t->time.tm_hour = bcd2bin(ds1307->regs[2] & 0x3f);
|
|
|
|
t->time.tm_mday = bcd2bin(ds1307->regs[3] & 0x3f);
|
|
|
|
t->time.tm_mon = -1;
|
|
|
|
t->time.tm_year = -1;
|
|
|
|
t->time.tm_wday = -1;
|
|
|
|
t->time.tm_yday = -1;
|
|
|
|
t->time.tm_isdst = -1;
|
|
|
|
|
|
|
|
/* ... and status */
|
|
|
|
t->enabled = !!(ds1307->regs[7] & DS1337_BIT_A1IE);
|
|
|
|
t->pending = !!(ds1307->regs[8] & DS1337_BIT_A1I);
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s secs=%d, mins=%d, "
|
|
|
|
"hours=%d, mday=%d, enabled=%d, pending=%d\n",
|
|
|
|
"alarm read", t->time.tm_sec, t->time.tm_min,
|
|
|
|
t->time.tm_hour, t->time.tm_mday,
|
|
|
|
t->enabled, t->pending);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-01-08 02:07:16 +00:00
|
|
|
static int ds1337_set_alarm(struct device *dev, struct rtc_wkalrm *t)
|
2008-10-16 05:02:58 +00:00
|
|
|
{
|
2012-03-23 22:02:37 +00:00
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
2008-10-16 05:02:58 +00:00
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
unsigned char *buf = ds1307->regs;
|
|
|
|
u8 control, status;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s secs=%d, mins=%d, "
|
|
|
|
"hours=%d, mday=%d, enabled=%d, pending=%d\n",
|
|
|
|
"alarm set", t->time.tm_sec, t->time.tm_min,
|
|
|
|
t->time.tm_hour, t->time.tm_mday,
|
|
|
|
t->enabled, t->pending);
|
|
|
|
|
|
|
|
/* read current status of both alarms and the chip */
|
2009-03-31 22:24:56 +00:00
|
|
|
ret = ds1307->read_block_data(client,
|
2009-01-08 02:07:13 +00:00
|
|
|
DS1339_REG_ALARM1_SECS, 9, buf);
|
|
|
|
if (ret != 9) {
|
2008-10-16 05:02:58 +00:00
|
|
|
dev_err(dev, "%s error %d\n", "alarm write", ret);
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
control = ds1307->regs[7];
|
|
|
|
status = ds1307->regs[8];
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s: %02x %02x %02x %02x, %02x %02x %02x, %02x %02x\n",
|
|
|
|
"alarm set (old status)",
|
|
|
|
ds1307->regs[0], ds1307->regs[1],
|
|
|
|
ds1307->regs[2], ds1307->regs[3],
|
|
|
|
ds1307->regs[4], ds1307->regs[5],
|
|
|
|
ds1307->regs[6], control, status);
|
|
|
|
|
|
|
|
/* set ALARM1, using 24 hour and day-of-month modes */
|
|
|
|
buf[0] = bin2bcd(t->time.tm_sec);
|
|
|
|
buf[1] = bin2bcd(t->time.tm_min);
|
|
|
|
buf[2] = bin2bcd(t->time.tm_hour);
|
|
|
|
buf[3] = bin2bcd(t->time.tm_mday);
|
|
|
|
|
|
|
|
/* set ALARM2 to non-garbage */
|
|
|
|
buf[4] = 0;
|
|
|
|
buf[5] = 0;
|
|
|
|
buf[6] = 0;
|
|
|
|
|
|
|
|
/* optionally enable ALARM1 */
|
|
|
|
buf[7] = control & ~(DS1337_BIT_A1IE | DS1337_BIT_A2IE);
|
|
|
|
if (t->enabled) {
|
|
|
|
dev_dbg(dev, "alarm IRQ armed\n");
|
|
|
|
buf[7] |= DS1337_BIT_A1IE; /* only ALARM1 is used */
|
|
|
|
}
|
|
|
|
buf[8] = status & ~(DS1337_BIT_A1I | DS1337_BIT_A2I);
|
|
|
|
|
2009-03-31 22:24:56 +00:00
|
|
|
ret = ds1307->write_block_data(client,
|
2009-01-08 02:07:13 +00:00
|
|
|
DS1339_REG_ALARM1_SECS, 9, buf);
|
|
|
|
if (ret < 0) {
|
2008-10-16 05:02:58 +00:00
|
|
|
dev_err(dev, "can't set alarm time\n");
|
2009-01-08 02:07:13 +00:00
|
|
|
return ret;
|
2008-10-16 05:02:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-02-03 01:02:41 +00:00
|
|
|
static int ds1307_alarm_irq_enable(struct device *dev, unsigned int enabled)
|
2008-10-16 05:02:58 +00:00
|
|
|
{
|
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
int ret;
|
|
|
|
|
2011-02-03 01:02:41 +00:00
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -ENOTTY;
|
2008-10-16 05:02:58 +00:00
|
|
|
|
2011-02-03 01:02:41 +00:00
|
|
|
ret = i2c_smbus_read_byte_data(client, DS1337_REG_CONTROL);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
2008-10-16 05:02:58 +00:00
|
|
|
|
2011-02-03 01:02:41 +00:00
|
|
|
if (enabled)
|
2008-10-16 05:02:58 +00:00
|
|
|
ret |= DS1337_BIT_A1IE;
|
2011-02-03 01:02:41 +00:00
|
|
|
else
|
|
|
|
ret &= ~DS1337_BIT_A1IE;
|
2008-10-16 05:02:58 +00:00
|
|
|
|
2011-02-03 01:02:41 +00:00
|
|
|
ret = i2c_smbus_write_byte_data(client, DS1337_REG_CONTROL, ret);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
2008-10-16 05:02:58 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-10-01 06:28:17 +00:00
|
|
|
static const struct rtc_class_ops ds13xx_rtc_ops = {
|
2006-06-25 12:48:17 +00:00
|
|
|
.read_time = ds1307_get_time,
|
|
|
|
.set_time = ds1307_set_time,
|
2009-01-08 02:07:16 +00:00
|
|
|
.read_alarm = ds1337_read_alarm,
|
|
|
|
.set_alarm = ds1337_set_alarm,
|
2011-02-03 01:02:41 +00:00
|
|
|
.alarm_irq_enable = ds1307_alarm_irq_enable,
|
2006-06-25 12:48:17 +00:00
|
|
|
};
|
|
|
|
|
2007-11-15 00:58:32 +00:00
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2014-04-03 21:49:55 +00:00
|
|
|
/*
|
2014-12-10 23:53:57 +00:00
|
|
|
* Alarm support for mcp794xx devices.
|
2014-04-03 21:49:55 +00:00
|
|
|
*/
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
#define MCP794XX_REG_CONTROL 0x07
|
|
|
|
# define MCP794XX_BIT_ALM0_EN 0x10
|
|
|
|
# define MCP794XX_BIT_ALM1_EN 0x20
|
|
|
|
#define MCP794XX_REG_ALARM0_BASE 0x0a
|
|
|
|
#define MCP794XX_REG_ALARM0_CTRL 0x0d
|
|
|
|
#define MCP794XX_REG_ALARM1_BASE 0x11
|
|
|
|
#define MCP794XX_REG_ALARM1_CTRL 0x14
|
|
|
|
# define MCP794XX_BIT_ALMX_IF (1 << 3)
|
|
|
|
# define MCP794XX_BIT_ALMX_C0 (1 << 4)
|
|
|
|
# define MCP794XX_BIT_ALMX_C1 (1 << 5)
|
|
|
|
# define MCP794XX_BIT_ALMX_C2 (1 << 6)
|
|
|
|
# define MCP794XX_BIT_ALMX_POL (1 << 7)
|
|
|
|
# define MCP794XX_MSK_ALMX_MATCH (MCP794XX_BIT_ALMX_C0 | \
|
|
|
|
MCP794XX_BIT_ALMX_C1 | \
|
|
|
|
MCP794XX_BIT_ALMX_C2)
|
|
|
|
|
2015-06-23 16:15:10 +00:00
|
|
|
static irqreturn_t mcp794xx_irq(int irq, void *dev_id)
|
2014-04-03 21:49:55 +00:00
|
|
|
{
|
2015-06-23 16:15:10 +00:00
|
|
|
struct i2c_client *client = dev_id;
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
struct mutex *lock = &ds1307->rtc->ops_lock;
|
2014-04-03 21:49:55 +00:00
|
|
|
int reg, ret;
|
|
|
|
|
2015-06-23 16:15:10 +00:00
|
|
|
mutex_lock(lock);
|
2014-04-03 21:49:55 +00:00
|
|
|
|
|
|
|
/* Check and clear alarm 0 interrupt flag. */
|
2014-12-10 23:53:57 +00:00
|
|
|
reg = i2c_smbus_read_byte_data(client, MCP794XX_REG_ALARM0_CTRL);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (reg < 0)
|
|
|
|
goto out;
|
2014-12-10 23:53:57 +00:00
|
|
|
if (!(reg & MCP794XX_BIT_ALMX_IF))
|
2014-04-03 21:49:55 +00:00
|
|
|
goto out;
|
2014-12-10 23:53:57 +00:00
|
|
|
reg &= ~MCP794XX_BIT_ALMX_IF;
|
|
|
|
ret = i2c_smbus_write_byte_data(client, MCP794XX_REG_ALARM0_CTRL, reg);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ret < 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
/* Disable alarm 0. */
|
2014-12-10 23:53:57 +00:00
|
|
|
reg = i2c_smbus_read_byte_data(client, MCP794XX_REG_CONTROL);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (reg < 0)
|
|
|
|
goto out;
|
2014-12-10 23:53:57 +00:00
|
|
|
reg &= ~MCP794XX_BIT_ALM0_EN;
|
|
|
|
ret = i2c_smbus_write_byte_data(client, MCP794XX_REG_CONTROL, reg);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ret < 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
rtc_update_irq(ds1307->rtc, 1, RTC_AF | RTC_IRQF);
|
|
|
|
|
|
|
|
out:
|
2015-06-23 16:15:10 +00:00
|
|
|
mutex_unlock(lock);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
2014-04-03 21:49:55 +00:00
|
|
|
}
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
static int mcp794xx_read_alarm(struct device *dev, struct rtc_wkalrm *t)
|
2014-04-03 21:49:55 +00:00
|
|
|
{
|
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
u8 *regs = ds1307->regs;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* Read control and alarm 0 registers. */
|
2014-12-10 23:53:57 +00:00
|
|
|
ret = ds1307->read_block_data(client, MCP794XX_REG_CONTROL, 10, regs);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
t->enabled = !!(regs[0] & MCP794XX_BIT_ALM0_EN);
|
2014-04-03 21:49:55 +00:00
|
|
|
|
|
|
|
/* Report alarm 0 time assuming 24-hour and day-of-month modes. */
|
|
|
|
t->time.tm_sec = bcd2bin(ds1307->regs[3] & 0x7f);
|
|
|
|
t->time.tm_min = bcd2bin(ds1307->regs[4] & 0x7f);
|
|
|
|
t->time.tm_hour = bcd2bin(ds1307->regs[5] & 0x3f);
|
|
|
|
t->time.tm_wday = bcd2bin(ds1307->regs[6] & 0x7) - 1;
|
|
|
|
t->time.tm_mday = bcd2bin(ds1307->regs[7] & 0x3f);
|
|
|
|
t->time.tm_mon = bcd2bin(ds1307->regs[8] & 0x1f) - 1;
|
|
|
|
t->time.tm_year = -1;
|
|
|
|
t->time.tm_yday = -1;
|
|
|
|
t->time.tm_isdst = -1;
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s, sec=%d min=%d hour=%d wday=%d mday=%d mon=%d "
|
|
|
|
"enabled=%d polarity=%d irq=%d match=%d\n", __func__,
|
|
|
|
t->time.tm_sec, t->time.tm_min, t->time.tm_hour,
|
|
|
|
t->time.tm_wday, t->time.tm_mday, t->time.tm_mon, t->enabled,
|
2014-12-10 23:53:57 +00:00
|
|
|
!!(ds1307->regs[6] & MCP794XX_BIT_ALMX_POL),
|
|
|
|
!!(ds1307->regs[6] & MCP794XX_BIT_ALMX_IF),
|
|
|
|
(ds1307->regs[6] & MCP794XX_MSK_ALMX_MATCH) >> 4);
|
2014-04-03 21:49:55 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
static int mcp794xx_set_alarm(struct device *dev, struct rtc_wkalrm *t)
|
2014-04-03 21:49:55 +00:00
|
|
|
{
|
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
unsigned char *regs = ds1307->regs;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s, sec=%d min=%d hour=%d wday=%d mday=%d mon=%d "
|
|
|
|
"enabled=%d pending=%d\n", __func__,
|
|
|
|
t->time.tm_sec, t->time.tm_min, t->time.tm_hour,
|
|
|
|
t->time.tm_wday, t->time.tm_mday, t->time.tm_mon,
|
|
|
|
t->enabled, t->pending);
|
|
|
|
|
|
|
|
/* Read control and alarm 0 registers. */
|
2014-12-10 23:53:57 +00:00
|
|
|
ret = ds1307->read_block_data(client, MCP794XX_REG_CONTROL, 10, regs);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* Set alarm 0, using 24-hour and day-of-month modes. */
|
|
|
|
regs[3] = bin2bcd(t->time.tm_sec);
|
|
|
|
regs[4] = bin2bcd(t->time.tm_min);
|
|
|
|
regs[5] = bin2bcd(t->time.tm_hour);
|
|
|
|
regs[6] = bin2bcd(t->time.tm_wday) + 1;
|
|
|
|
regs[7] = bin2bcd(t->time.tm_mday);
|
|
|
|
regs[8] = bin2bcd(t->time.tm_mon) + 1;
|
|
|
|
|
|
|
|
/* Clear the alarm 0 interrupt flag. */
|
2014-12-10 23:53:57 +00:00
|
|
|
regs[6] &= ~MCP794XX_BIT_ALMX_IF;
|
2014-04-03 21:49:55 +00:00
|
|
|
/* Set alarm match: second, minute, hour, day, date, month. */
|
2014-12-10 23:53:57 +00:00
|
|
|
regs[6] |= MCP794XX_MSK_ALMX_MATCH;
|
2015-04-21 00:51:34 +00:00
|
|
|
/* Disable interrupt. We will not enable until completely programmed */
|
|
|
|
regs[0] &= ~MCP794XX_BIT_ALM0_EN;
|
2014-04-03 21:49:55 +00:00
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
ret = ds1307->write_block_data(client, MCP794XX_REG_CONTROL, 10, regs);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
2015-04-21 00:51:34 +00:00
|
|
|
if (!t->enabled)
|
|
|
|
return 0;
|
|
|
|
regs[0] |= MCP794XX_BIT_ALM0_EN;
|
|
|
|
return i2c_smbus_write_byte_data(client, MCP794XX_REG_CONTROL, regs[0]);
|
2014-04-03 21:49:55 +00:00
|
|
|
}
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
static int mcp794xx_alarm_irq_enable(struct device *dev, unsigned int enabled)
|
2014-04-03 21:49:55 +00:00
|
|
|
{
|
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
|
|
|
int reg;
|
|
|
|
|
|
|
|
if (!test_bit(HAS_ALARM, &ds1307->flags))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
reg = i2c_smbus_read_byte_data(client, MCP794XX_REG_CONTROL);
|
2014-04-03 21:49:55 +00:00
|
|
|
if (reg < 0)
|
|
|
|
return reg;
|
|
|
|
|
|
|
|
if (enabled)
|
2014-12-10 23:53:57 +00:00
|
|
|
reg |= MCP794XX_BIT_ALM0_EN;
|
2014-04-03 21:49:55 +00:00
|
|
|
else
|
2014-12-10 23:53:57 +00:00
|
|
|
reg &= ~MCP794XX_BIT_ALM0_EN;
|
2014-04-03 21:49:55 +00:00
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
return i2c_smbus_write_byte_data(client, MCP794XX_REG_CONTROL, reg);
|
2014-04-03 21:49:55 +00:00
|
|
|
}
|
|
|
|
|
2014-12-10 23:53:57 +00:00
|
|
|
static const struct rtc_class_ops mcp794xx_rtc_ops = {
|
2014-04-03 21:49:55 +00:00
|
|
|
.read_time = ds1307_get_time,
|
|
|
|
.set_time = ds1307_set_time,
|
2014-12-10 23:53:57 +00:00
|
|
|
.read_alarm = mcp794xx_read_alarm,
|
|
|
|
.set_alarm = mcp794xx_set_alarm,
|
|
|
|
.alarm_irq_enable = mcp794xx_alarm_irq_enable,
|
2014-04-03 21:49:55 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2007-11-15 00:58:32 +00:00
|
|
|
static ssize_t
|
2010-05-13 01:28:57 +00:00
|
|
|
ds1307_nvram_read(struct file *filp, struct kobject *kobj,
|
|
|
|
struct bin_attribute *attr,
|
2007-11-15 00:58:32 +00:00
|
|
|
char *buf, loff_t off, size_t count)
|
|
|
|
{
|
|
|
|
struct i2c_client *client;
|
|
|
|
struct ds1307 *ds1307;
|
|
|
|
int result;
|
|
|
|
|
2008-02-06 09:38:55 +00:00
|
|
|
client = kobj_to_i2c_client(kobj);
|
2007-11-15 00:58:32 +00:00
|
|
|
ds1307 = i2c_get_clientdata(client);
|
|
|
|
|
2012-03-23 22:02:38 +00:00
|
|
|
if (unlikely(off >= ds1307->nvram->size))
|
2007-11-15 00:58:32 +00:00
|
|
|
return 0;
|
2012-03-23 22:02:38 +00:00
|
|
|
if ((off + count) > ds1307->nvram->size)
|
|
|
|
count = ds1307->nvram->size - off;
|
2007-11-15 00:58:32 +00:00
|
|
|
if (unlikely(!count))
|
|
|
|
return count;
|
|
|
|
|
2012-03-23 22:02:38 +00:00
|
|
|
result = ds1307->read_block_data(client, ds1307->nvram_offset + off,
|
|
|
|
count, buf);
|
2009-01-08 02:07:13 +00:00
|
|
|
if (result < 0)
|
2007-11-15 00:58:32 +00:00
|
|
|
dev_err(&client->dev, "%s error %d\n", "nvram read", result);
|
2009-01-08 02:07:13 +00:00
|
|
|
return result;
|
2007-11-15 00:58:32 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static ssize_t
|
2010-05-13 01:28:57 +00:00
|
|
|
ds1307_nvram_write(struct file *filp, struct kobject *kobj,
|
|
|
|
struct bin_attribute *attr,
|
2007-11-15 00:58:32 +00:00
|
|
|
char *buf, loff_t off, size_t count)
|
|
|
|
{
|
|
|
|
struct i2c_client *client;
|
2009-03-31 22:24:56 +00:00
|
|
|
struct ds1307 *ds1307;
|
2009-01-08 02:07:13 +00:00
|
|
|
int result;
|
2007-11-15 00:58:32 +00:00
|
|
|
|
2008-02-06 09:38:55 +00:00
|
|
|
client = kobj_to_i2c_client(kobj);
|
2009-03-31 22:24:56 +00:00
|
|
|
ds1307 = i2c_get_clientdata(client);
|
2007-11-15 00:58:32 +00:00
|
|
|
|
2012-03-23 22:02:38 +00:00
|
|
|
if (unlikely(off >= ds1307->nvram->size))
|
2007-11-15 00:58:32 +00:00
|
|
|
return -EFBIG;
|
2012-03-23 22:02:38 +00:00
|
|
|
if ((off + count) > ds1307->nvram->size)
|
|
|
|
count = ds1307->nvram->size - off;
|
2007-11-15 00:58:32 +00:00
|
|
|
if (unlikely(!count))
|
|
|
|
return count;
|
|
|
|
|
2012-03-23 22:02:38 +00:00
|
|
|
result = ds1307->write_block_data(client, ds1307->nvram_offset + off,
|
|
|
|
count, buf);
|
2009-01-08 02:07:13 +00:00
|
|
|
if (result < 0) {
|
|
|
|
dev_err(&client->dev, "%s error %d\n", "nvram write", result);
|
|
|
|
return result;
|
|
|
|
}
|
|
|
|
return count;
|
2007-11-15 00:58:32 +00:00
|
|
|
}
|
|
|
|
|
2014-10-13 22:52:48 +00:00
|
|
|
|
2007-11-15 00:58:32 +00:00
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
|
2014-10-13 22:52:48 +00:00
|
|
|
static u8 do_trickle_setup_ds1339(struct i2c_client *client,
|
|
|
|
uint32_t ohms, bool diode)
|
|
|
|
{
|
|
|
|
u8 setup = (diode) ? DS1307_TRICKLE_CHARGER_DIODE :
|
|
|
|
DS1307_TRICKLE_CHARGER_NO_DIODE;
|
|
|
|
|
|
|
|
switch (ohms) {
|
|
|
|
case 250:
|
|
|
|
setup |= DS1307_TRICKLE_CHARGER_250_OHM;
|
|
|
|
break;
|
|
|
|
case 2000:
|
|
|
|
setup |= DS1307_TRICKLE_CHARGER_2K_OHM;
|
|
|
|
break;
|
|
|
|
case 4000:
|
|
|
|
setup |= DS1307_TRICKLE_CHARGER_4K_OHM;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
dev_warn(&client->dev,
|
|
|
|
"Unsupported ohm value %u in dt\n", ohms);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return setup;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ds1307_trickle_of_init(struct i2c_client *client,
|
|
|
|
struct chip_desc *chip)
|
|
|
|
{
|
|
|
|
uint32_t ohms = 0;
|
|
|
|
bool diode = true;
|
|
|
|
|
|
|
|
if (!chip->do_trickle_setup)
|
|
|
|
goto out;
|
|
|
|
if (of_property_read_u32(client->dev.of_node, "trickle-resistor-ohms" , &ohms))
|
|
|
|
goto out;
|
|
|
|
if (of_property_read_bool(client->dev.of_node, "trickle-diode-disable"))
|
|
|
|
diode = false;
|
|
|
|
chip->trickle_charger_setup = chip->do_trickle_setup(client,
|
|
|
|
ohms, diode);
|
|
|
|
out:
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2012-12-21 21:09:38 +00:00
|
|
|
static int ds1307_probe(struct i2c_client *client,
|
|
|
|
const struct i2c_device_id *id)
|
2006-06-25 12:48:17 +00:00
|
|
|
{
|
|
|
|
struct ds1307 *ds1307;
|
|
|
|
int err = -ENODEV;
|
|
|
|
int tmp;
|
2014-10-13 22:52:48 +00:00
|
|
|
struct chip_desc *chip = &chips[id->driver_data];
|
2007-07-17 11:05:10 +00:00
|
|
|
struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
|
2013-11-12 23:10:59 +00:00
|
|
|
bool want_irq = false;
|
2009-01-08 02:07:13 +00:00
|
|
|
unsigned char *buf;
|
2013-11-12 23:10:41 +00:00
|
|
|
struct ds1307_platform_data *pdata = dev_get_platdata(&client->dev);
|
2015-06-23 16:15:10 +00:00
|
|
|
irq_handler_t irq_handler = ds1307_irq;
|
|
|
|
|
2009-06-17 23:26:10 +00:00
|
|
|
static const int bbsqi_bitpos[] = {
|
|
|
|
[ds_1337] = 0,
|
|
|
|
[ds_1339] = DS1339_BIT_BBSQI,
|
|
|
|
[ds_3231] = DS3231_BIT_BBSQW,
|
|
|
|
};
|
2014-04-03 21:49:55 +00:00
|
|
|
const struct rtc_class_ops *rtc_ops = &ds13xx_rtc_ops;
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2009-03-31 22:24:56 +00:00
|
|
|
if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)
|
|
|
|
&& !i2c_check_functionality(adapter, I2C_FUNC_SMBUS_I2C_BLOCK))
|
2007-07-17 11:05:10 +00:00
|
|
|
return -EIO;
|
|
|
|
|
2013-07-03 22:07:05 +00:00
|
|
|
ds1307 = devm_kzalloc(&client->dev, sizeof(struct ds1307), GFP_KERNEL);
|
2012-03-23 22:02:37 +00:00
|
|
|
if (!ds1307)
|
2007-07-17 11:05:10 +00:00
|
|
|
return -ENOMEM;
|
2007-07-17 11:04:55 +00:00
|
|
|
|
2006-06-25 12:48:17 +00:00
|
|
|
i2c_set_clientdata(client, ds1307);
|
2009-06-17 23:26:08 +00:00
|
|
|
|
|
|
|
ds1307->client = client;
|
|
|
|
ds1307->type = id->driver_data;
|
|
|
|
|
2014-10-13 22:52:48 +00:00
|
|
|
if (!pdata && client->dev.of_node)
|
|
|
|
ds1307_trickle_of_init(client, chip);
|
|
|
|
else if (pdata && pdata->trickle_charger_setup)
|
|
|
|
chip->trickle_charger_setup = pdata->trickle_charger_setup;
|
|
|
|
|
|
|
|
if (chip->trickle_charger_setup && chip->trickle_charger_reg) {
|
|
|
|
dev_dbg(&client->dev, "writing trickle charger info 0x%x to 0x%x\n",
|
|
|
|
DS13XX_TRICKLE_CHARGER_MAGIC | chip->trickle_charger_setup,
|
|
|
|
chip->trickle_charger_reg);
|
2012-05-29 22:07:38 +00:00
|
|
|
i2c_smbus_write_byte_data(client, chip->trickle_charger_reg,
|
2014-10-13 22:52:48 +00:00
|
|
|
DS13XX_TRICKLE_CHARGER_MAGIC |
|
|
|
|
chip->trickle_charger_setup);
|
|
|
|
}
|
2012-05-29 22:07:38 +00:00
|
|
|
|
2009-01-08 02:07:13 +00:00
|
|
|
buf = ds1307->regs;
|
2009-03-31 22:24:56 +00:00
|
|
|
if (i2c_check_functionality(adapter, I2C_FUNC_SMBUS_I2C_BLOCK)) {
|
2013-04-29 23:19:26 +00:00
|
|
|
ds1307->read_block_data = ds1307_native_smbus_read_block_data;
|
|
|
|
ds1307->write_block_data = ds1307_native_smbus_write_block_data;
|
2009-03-31 22:24:56 +00:00
|
|
|
} else {
|
|
|
|
ds1307->read_block_data = ds1307_read_block_data;
|
|
|
|
ds1307->write_block_data = ds1307_write_block_data;
|
|
|
|
}
|
2007-07-17 11:04:55 +00:00
|
|
|
|
|
|
|
switch (ds1307->type) {
|
|
|
|
case ds_1337:
|
|
|
|
case ds_1339:
|
2009-06-17 23:26:10 +00:00
|
|
|
case ds_3231:
|
2007-07-17 11:05:06 +00:00
|
|
|
/* get registers that the "rtc" read below won't read... */
|
2009-03-31 22:24:56 +00:00
|
|
|
tmp = ds1307->read_block_data(ds1307->client,
|
2009-01-08 02:07:13 +00:00
|
|
|
DS1337_REG_CONTROL, 2, buf);
|
2006-06-25 12:48:17 +00:00
|
|
|
if (tmp != 2) {
|
2013-04-29 23:19:28 +00:00
|
|
|
dev_dbg(&client->dev, "read error %d\n", tmp);
|
2006-06-25 12:48:17 +00:00
|
|
|
err = -EIO;
|
2013-07-03 22:07:05 +00:00
|
|
|
goto exit;
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
|
2007-07-17 11:05:06 +00:00
|
|
|
/* oscillator off? turn it on, so clock can tick. */
|
|
|
|
if (ds1307->regs[0] & DS1337_BIT_nEOSC)
|
2008-10-16 05:02:58 +00:00
|
|
|
ds1307->regs[0] &= ~DS1337_BIT_nEOSC;
|
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* Using IRQ? Disable the square wave and both alarms.
|
2009-06-17 23:26:10 +00:00
|
|
|
* For some variants, be sure alarms can trigger when we're
|
|
|
|
* running on Vbackup (BBSQI/BBSQW)
|
2008-10-16 05:02:58 +00:00
|
|
|
*/
|
2012-03-23 22:02:37 +00:00
|
|
|
if (ds1307->client->irq > 0 && chip->alarm) {
|
2009-06-17 23:26:10 +00:00
|
|
|
ds1307->regs[0] |= DS1337_BIT_INTCN
|
|
|
|
| bbsqi_bitpos[ds1307->type];
|
2008-10-16 05:02:58 +00:00
|
|
|
ds1307->regs[0] &= ~(DS1337_BIT_A2IE | DS1337_BIT_A1IE);
|
2012-03-23 22:02:37 +00:00
|
|
|
|
|
|
|
want_irq = true;
|
2008-10-16 05:02:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
i2c_smbus_write_byte_data(client, DS1337_REG_CONTROL,
|
|
|
|
ds1307->regs[0]);
|
2007-07-17 11:05:06 +00:00
|
|
|
|
|
|
|
/* oscillator fault? clear flag, and warn */
|
|
|
|
if (ds1307->regs[1] & DS1337_BIT_OSF) {
|
|
|
|
i2c_smbus_write_byte_data(client, DS1337_REG_STATUS,
|
|
|
|
ds1307->regs[1] & ~DS1337_BIT_OSF);
|
|
|
|
dev_warn(&client->dev, "SET TIME!\n");
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
2007-07-17 11:04:55 +00:00
|
|
|
break;
|
2009-03-31 22:24:58 +00:00
|
|
|
|
|
|
|
case rx_8025:
|
|
|
|
tmp = i2c_smbus_read_i2c_block_data(ds1307->client,
|
|
|
|
RX8025_REG_CTRL1 << 4 | 0x08, 2, buf);
|
|
|
|
if (tmp != 2) {
|
2013-04-29 23:19:28 +00:00
|
|
|
dev_dbg(&client->dev, "read error %d\n", tmp);
|
2009-03-31 22:24:58 +00:00
|
|
|
err = -EIO;
|
2013-07-03 22:07:05 +00:00
|
|
|
goto exit;
|
2009-03-31 22:24:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* oscillator off? turn it on, so clock can tick. */
|
|
|
|
if (!(ds1307->regs[1] & RX8025_BIT_XST)) {
|
|
|
|
ds1307->regs[1] |= RX8025_BIT_XST;
|
|
|
|
i2c_smbus_write_byte_data(client,
|
|
|
|
RX8025_REG_CTRL2 << 4 | 0x08,
|
|
|
|
ds1307->regs[1]);
|
|
|
|
dev_warn(&client->dev,
|
|
|
|
"oscillator stop detected - SET TIME!\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ds1307->regs[1] & RX8025_BIT_PON) {
|
|
|
|
ds1307->regs[1] &= ~RX8025_BIT_PON;
|
|
|
|
i2c_smbus_write_byte_data(client,
|
|
|
|
RX8025_REG_CTRL2 << 4 | 0x08,
|
|
|
|
ds1307->regs[1]);
|
|
|
|
dev_warn(&client->dev, "power-on detected\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ds1307->regs[1] & RX8025_BIT_VDET) {
|
|
|
|
ds1307->regs[1] &= ~RX8025_BIT_VDET;
|
|
|
|
i2c_smbus_write_byte_data(client,
|
|
|
|
RX8025_REG_CTRL2 << 4 | 0x08,
|
|
|
|
ds1307->regs[1]);
|
|
|
|
dev_warn(&client->dev, "voltage drop detected\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
/* make sure we are running in 24hour mode */
|
|
|
|
if (!(ds1307->regs[0] & RX8025_BIT_2412)) {
|
|
|
|
u8 hour;
|
|
|
|
|
|
|
|
/* switch to 24 hour mode */
|
|
|
|
i2c_smbus_write_byte_data(client,
|
|
|
|
RX8025_REG_CTRL1 << 4 | 0x08,
|
|
|
|
ds1307->regs[0] |
|
|
|
|
RX8025_BIT_2412);
|
|
|
|
|
|
|
|
tmp = i2c_smbus_read_i2c_block_data(ds1307->client,
|
|
|
|
RX8025_REG_CTRL1 << 4 | 0x08, 2, buf);
|
|
|
|
if (tmp != 2) {
|
2013-04-29 23:19:28 +00:00
|
|
|
dev_dbg(&client->dev, "read error %d\n", tmp);
|
2009-03-31 22:24:58 +00:00
|
|
|
err = -EIO;
|
2013-07-03 22:07:05 +00:00
|
|
|
goto exit;
|
2009-03-31 22:24:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* correct hour */
|
|
|
|
hour = bcd2bin(ds1307->regs[DS1307_REG_HOUR]);
|
|
|
|
if (hour == 12)
|
|
|
|
hour = 0;
|
|
|
|
if (ds1307->regs[DS1307_REG_HOUR] & DS1307_BIT_PM)
|
|
|
|
hour += 12;
|
|
|
|
|
|
|
|
i2c_smbus_write_byte_data(client,
|
|
|
|
DS1307_REG_HOUR << 4 | 0x08,
|
|
|
|
hour);
|
|
|
|
}
|
|
|
|
break;
|
2009-06-17 23:26:08 +00:00
|
|
|
case ds_1388:
|
|
|
|
ds1307->offset = 1; /* Seconds starts at 1 */
|
|
|
|
break;
|
2014-12-10 23:53:57 +00:00
|
|
|
case mcp794xx:
|
|
|
|
rtc_ops = &mcp794xx_rtc_ops;
|
2014-04-03 21:49:55 +00:00
|
|
|
if (ds1307->client->irq > 0 && chip->alarm) {
|
2015-06-23 16:15:10 +00:00
|
|
|
irq_handler = mcp794xx_irq;
|
2014-04-03 21:49:55 +00:00
|
|
|
want_irq = true;
|
|
|
|
}
|
|
|
|
break;
|
2007-07-17 11:04:55 +00:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
read_rtc:
|
|
|
|
/* read RTC registers */
|
2010-06-29 22:05:34 +00:00
|
|
|
tmp = ds1307->read_block_data(ds1307->client, ds1307->offset, 8, buf);
|
2009-01-08 02:07:13 +00:00
|
|
|
if (tmp != 8) {
|
2013-04-29 23:19:28 +00:00
|
|
|
dev_dbg(&client->dev, "read error %d\n", tmp);
|
2006-06-25 12:48:17 +00:00
|
|
|
err = -EIO;
|
2013-07-03 22:07:05 +00:00
|
|
|
goto exit;
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* minimal sanity checking; some chips (like DS1340) don't
|
2006-06-25 12:48:17 +00:00
|
|
|
* specify the extra bits as must-be-zero, but there are
|
|
|
|
* still a few values that are clearly out-of-range.
|
|
|
|
*/
|
|
|
|
tmp = ds1307->regs[DS1307_REG_SECS];
|
2007-07-17 11:04:55 +00:00
|
|
|
switch (ds1307->type) {
|
|
|
|
case ds_1307:
|
|
|
|
case m41t00:
|
2007-07-17 11:05:06 +00:00
|
|
|
/* clock halted? turn it on, so clock can tick. */
|
2007-07-17 11:04:55 +00:00
|
|
|
if (tmp & DS1307_BIT_CH) {
|
2007-07-17 11:05:06 +00:00
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
|
|
|
|
dev_warn(&client->dev, "SET TIME!\n");
|
2007-07-17 11:04:55 +00:00
|
|
|
goto read_rtc;
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
2007-07-17 11:04:55 +00:00
|
|
|
break;
|
2007-07-17 11:05:06 +00:00
|
|
|
case ds_1338:
|
|
|
|
/* clock halted? turn it on, so clock can tick. */
|
2007-07-17 11:04:55 +00:00
|
|
|
if (tmp & DS1307_BIT_CH)
|
2007-07-17 11:05:06 +00:00
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
|
|
|
|
|
|
|
|
/* oscillator fault? clear flag, and warn */
|
|
|
|
if (ds1307->regs[DS1307_REG_CONTROL] & DS1338_BIT_OSF) {
|
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_CONTROL,
|
2007-07-26 17:41:00 +00:00
|
|
|
ds1307->regs[DS1307_REG_CONTROL]
|
2007-07-17 11:05:06 +00:00
|
|
|
& ~DS1338_BIT_OSF);
|
|
|
|
dev_warn(&client->dev, "SET TIME!\n");
|
|
|
|
goto read_rtc;
|
|
|
|
}
|
2007-07-17 11:04:55 +00:00
|
|
|
break;
|
2008-02-06 09:38:55 +00:00
|
|
|
case ds_1340:
|
|
|
|
/* clock halted? turn it on, so clock can tick. */
|
|
|
|
if (tmp & DS1340_BIT_nEOSC)
|
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
|
|
|
|
|
|
|
|
tmp = i2c_smbus_read_byte_data(client, DS1340_REG_FLAG);
|
|
|
|
if (tmp < 0) {
|
2013-04-29 23:19:28 +00:00
|
|
|
dev_dbg(&client->dev, "read error %d\n", tmp);
|
2008-02-06 09:38:55 +00:00
|
|
|
err = -EIO;
|
2013-07-03 22:07:05 +00:00
|
|
|
goto exit;
|
2008-02-06 09:38:55 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* oscillator fault? clear flag, and warn */
|
|
|
|
if (tmp & DS1340_BIT_OSF) {
|
|
|
|
i2c_smbus_write_byte_data(client, DS1340_REG_FLAG, 0);
|
|
|
|
dev_warn(&client->dev, "SET TIME!\n");
|
|
|
|
}
|
2011-11-02 20:37:53 +00:00
|
|
|
break;
|
2014-12-10 23:53:57 +00:00
|
|
|
case mcp794xx:
|
2011-11-02 20:37:53 +00:00
|
|
|
/* make sure that the backup battery is enabled */
|
2014-12-10 23:53:57 +00:00
|
|
|
if (!(ds1307->regs[DS1307_REG_WDAY] & MCP794XX_BIT_VBATEN)) {
|
2011-11-02 20:37:53 +00:00
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_WDAY,
|
|
|
|
ds1307->regs[DS1307_REG_WDAY]
|
2014-12-10 23:53:57 +00:00
|
|
|
| MCP794XX_BIT_VBATEN);
|
2011-11-02 20:37:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* clock halted? turn it on, so clock can tick. */
|
2014-12-10 23:53:57 +00:00
|
|
|
if (!(tmp & MCP794XX_BIT_ST)) {
|
2011-11-02 20:37:53 +00:00
|
|
|
i2c_smbus_write_byte_data(client, DS1307_REG_SECS,
|
2014-12-10 23:53:57 +00:00
|
|
|
MCP794XX_BIT_ST);
|
2011-11-02 20:37:53 +00:00
|
|
|
dev_warn(&client->dev, "SET TIME!\n");
|
|
|
|
goto read_rtc;
|
|
|
|
}
|
|
|
|
|
2008-02-06 09:38:55 +00:00
|
|
|
break;
|
2012-03-23 22:02:36 +00:00
|
|
|
default:
|
2007-07-17 11:04:55 +00:00
|
|
|
break;
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
2007-07-17 11:04:55 +00:00
|
|
|
|
2006-06-25 12:48:17 +00:00
|
|
|
tmp = ds1307->regs[DS1307_REG_HOUR];
|
2007-07-17 11:05:10 +00:00
|
|
|
switch (ds1307->type) {
|
|
|
|
case ds_1340:
|
|
|
|
case m41t00:
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* NOTE: ignores century bits; fix before deploying
|
2007-07-17 11:05:10 +00:00
|
|
|
* systems that will run through year 2100.
|
|
|
|
*/
|
|
|
|
break;
|
2009-03-31 22:24:58 +00:00
|
|
|
case rx_8025:
|
|
|
|
break;
|
2007-07-17 11:05:10 +00:00
|
|
|
default:
|
|
|
|
if (!(tmp & DS1307_BIT_12HR))
|
|
|
|
break;
|
|
|
|
|
2012-03-23 22:02:37 +00:00
|
|
|
/*
|
|
|
|
* Be sure we're in 24 hour mode. Multi-master systems
|
2007-07-17 11:05:10 +00:00
|
|
|
* take note...
|
|
|
|
*/
|
2008-10-19 03:28:41 +00:00
|
|
|
tmp = bcd2bin(tmp & 0x1f);
|
2007-07-17 11:05:10 +00:00
|
|
|
if (tmp == 12)
|
|
|
|
tmp = 0;
|
|
|
|
if (ds1307->regs[DS1307_REG_HOUR] & DS1307_BIT_PM)
|
|
|
|
tmp += 12;
|
2006-06-25 12:48:17 +00:00
|
|
|
i2c_smbus_write_byte_data(client,
|
2010-06-29 22:05:34 +00:00
|
|
|
ds1307->offset + DS1307_REG_HOUR,
|
2008-10-19 03:28:41 +00:00
|
|
|
bin2bcd(tmp));
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
|
2014-04-03 21:49:54 +00:00
|
|
|
device_set_wakeup_capable(&client->dev, want_irq);
|
2013-07-03 22:07:05 +00:00
|
|
|
ds1307->rtc = devm_rtc_device_register(&client->dev, client->name,
|
2014-04-03 21:49:55 +00:00
|
|
|
rtc_ops, THIS_MODULE);
|
2006-06-25 12:48:17 +00:00
|
|
|
if (IS_ERR(ds1307->rtc)) {
|
2014-04-03 21:49:36 +00:00
|
|
|
return PTR_ERR(ds1307->rtc);
|
2006-06-25 12:48:17 +00:00
|
|
|
}
|
|
|
|
|
2008-10-16 05:02:58 +00:00
|
|
|
if (want_irq) {
|
2015-06-23 16:15:10 +00:00
|
|
|
err = request_threaded_irq(client->irq, NULL, irq_handler,
|
|
|
|
IRQF_SHARED | IRQF_ONESHOT,
|
|
|
|
ds1307->rtc->name, client);
|
2008-10-16 05:02:58 +00:00
|
|
|
if (err) {
|
2014-04-03 21:49:36 +00:00
|
|
|
client->irq = 0;
|
|
|
|
dev_err(&client->dev, "unable to request IRQ!\n");
|
|
|
|
} else {
|
rtc: set wakeup capability for I2C and SPI RTC drivers
RTC core won't allow wakeup alarms to be set if RTC devices' parent (i.e.
i2c_client or spi_device) isn't wakeup capable.
For I2C devices there is I2C_CLIENT_WAKE flag exists that we can pass via
board info, and if set, I2C core will initialize wakeup capability. For
SPI devices there is no such flag at all.
I believe that it's not platform code responsibility to allow or disallow
wakeups, instead, drivers themselves should set the capability if a device
can trigger wakeups.
That's what drivers/base/power/sysfs.c says:
* It is the responsibility of device drivers to enable (or disable)
* wakeup signaling as part of changing device power states, respecting
* the policy choices provided through the driver model.
I2C and SPI RTC devices send wakeup events via interrupt lines, so we
should set the wakeup capability if IRQ is routed.
Ideally we should also check irq for wakeup capability before setting
device's capability, i.e.
if (can_irq_wake(irq))
device_set_wakeup_capable(&client->dev, 1);
But there is no can_irq_wake() call exist, and it is not that trivial to
implement it for all interrupts controllers and complex/cascaded setups.
drivers/base/power/sysfs.c also covers these cases:
* Devices may not be able to generate wakeup events from all power
* states. Also, the events may be ignored in some configurations;
* for example, they might need help from other devices that aren't
* active
So there is no guarantee that wakeup will actually work, and so I think
there is no point in being pedantic wrt checking IRQ wakeup capability.
Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
Cc: David Brownell <dbrownell@users.sourceforge.net>
Cc: Ben Dooks <ben-linux@fluff.org>
Cc: Jean Delvare <khali@linux-fr.org>
Cc: Alessandro Zummo <a.zummo@towertech.it>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2009-12-17 23:27:23 +00:00
|
|
|
|
2014-04-03 21:49:36 +00:00
|
|
|
set_bit(HAS_ALARM, &ds1307->flags);
|
|
|
|
dev_dbg(&client->dev, "got IRQ %d\n", client->irq);
|
|
|
|
}
|
2008-10-16 05:02:58 +00:00
|
|
|
}
|
|
|
|
|
2012-03-23 22:02:38 +00:00
|
|
|
if (chip->nvram_size) {
|
2014-04-03 21:49:36 +00:00
|
|
|
|
2013-07-03 22:07:05 +00:00
|
|
|
ds1307->nvram = devm_kzalloc(&client->dev,
|
|
|
|
sizeof(struct bin_attribute),
|
|
|
|
GFP_KERNEL);
|
2012-03-23 22:02:38 +00:00
|
|
|
if (!ds1307->nvram) {
|
2014-04-03 21:49:36 +00:00
|
|
|
dev_err(&client->dev, "cannot allocate memory for nvram sysfs\n");
|
|
|
|
} else {
|
|
|
|
|
|
|
|
ds1307->nvram->attr.name = "nvram";
|
|
|
|
ds1307->nvram->attr.mode = S_IRUGO | S_IWUSR;
|
|
|
|
|
|
|
|
sysfs_bin_attr_init(ds1307->nvram);
|
|
|
|
|
|
|
|
ds1307->nvram->read = ds1307_nvram_read;
|
|
|
|
ds1307->nvram->write = ds1307_nvram_write;
|
|
|
|
ds1307->nvram->size = chip->nvram_size;
|
|
|
|
ds1307->nvram_offset = chip->nvram_offset;
|
|
|
|
|
|
|
|
err = sysfs_create_bin_file(&client->dev.kobj,
|
|
|
|
ds1307->nvram);
|
|
|
|
if (err) {
|
|
|
|
dev_err(&client->dev,
|
|
|
|
"unable to create sysfs file: %s\n",
|
|
|
|
ds1307->nvram->attr.name);
|
|
|
|
} else {
|
|
|
|
set_bit(HAS_NVRAM, &ds1307->flags);
|
|
|
|
dev_info(&client->dev, "%zu bytes nvram\n",
|
|
|
|
ds1307->nvram->size);
|
|
|
|
}
|
2012-03-23 22:02:38 +00:00
|
|
|
}
|
2007-11-15 00:58:32 +00:00
|
|
|
}
|
|
|
|
|
2006-06-25 12:48:17 +00:00
|
|
|
return 0;
|
|
|
|
|
2013-07-03 22:07:05 +00:00
|
|
|
exit:
|
2006-06-25 12:48:17 +00:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2012-12-21 21:09:38 +00:00
|
|
|
static int ds1307_remove(struct i2c_client *client)
|
2006-06-25 12:48:17 +00:00
|
|
|
{
|
2012-03-23 22:02:37 +00:00
|
|
|
struct ds1307 *ds1307 = i2c_get_clientdata(client);
|
2008-10-16 05:02:58 +00:00
|
|
|
|
2015-06-23 16:15:10 +00:00
|
|
|
if (test_and_clear_bit(HAS_ALARM, &ds1307->flags))
|
2008-10-16 05:02:58 +00:00
|
|
|
free_irq(client->irq, client);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
2013-07-03 22:07:05 +00:00
|
|
|
if (test_and_clear_bit(HAS_NVRAM, &ds1307->flags))
|
2012-03-23 22:02:38 +00:00
|
|
|
sysfs_remove_bin_file(&client->dev.kobj, ds1307->nvram);
|
2007-11-15 00:58:32 +00:00
|
|
|
|
2006-06-25 12:48:17 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct i2c_driver ds1307_driver = {
|
|
|
|
.driver = {
|
2007-07-17 11:05:10 +00:00
|
|
|
.name = "rtc-ds1307",
|
2006-06-25 12:48:17 +00:00
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
2007-07-17 11:05:10 +00:00
|
|
|
.probe = ds1307_probe,
|
2012-12-21 21:09:38 +00:00
|
|
|
.remove = ds1307_remove,
|
2008-04-29 21:11:40 +00:00
|
|
|
.id_table = ds1307_id,
|
2006-06-25 12:48:17 +00:00
|
|
|
};
|
|
|
|
|
2012-03-23 22:02:31 +00:00
|
|
|
module_i2c_driver(ds1307_driver);
|
2006-06-25 12:48:17 +00:00
|
|
|
|
|
|
|
MODULE_DESCRIPTION("RTC driver for DS1307 and similar chips");
|
|
|
|
MODULE_LICENSE("GPL");
|