2005-09-14 22:10:48 +00:00
|
|
|
#ifndef __ASM_HARDWARE_TWD_H
|
|
|
|
#define __ASM_HARDWARE_TWD_H
|
|
|
|
|
2008-02-04 16:32:57 +00:00
|
|
|
#define TWD_TIMER_LOAD 0x00
|
2005-09-14 22:10:48 +00:00
|
|
|
#define TWD_TIMER_COUNTER 0x04
|
|
|
|
#define TWD_TIMER_CONTROL 0x08
|
|
|
|
#define TWD_TIMER_INTSTAT 0x0C
|
|
|
|
|
|
|
|
#define TWD_WDOG_LOAD 0x20
|
|
|
|
#define TWD_WDOG_COUNTER 0x24
|
|
|
|
#define TWD_WDOG_CONTROL 0x28
|
|
|
|
#define TWD_WDOG_INTSTAT 0x2C
|
|
|
|
#define TWD_WDOG_RESETSTAT 0x30
|
|
|
|
#define TWD_WDOG_DISABLE 0x34
|
|
|
|
|
2008-02-04 16:32:57 +00:00
|
|
|
#define TWD_TIMER_CONTROL_ENABLE (1 << 0)
|
|
|
|
#define TWD_TIMER_CONTROL_ONESHOT (0 << 1)
|
|
|
|
#define TWD_TIMER_CONTROL_PERIODIC (1 << 1)
|
|
|
|
#define TWD_TIMER_CONTROL_IT_ENABLE (1 << 2)
|
|
|
|
|
2005-09-14 22:10:48 +00:00
|
|
|
#endif
|